Efficient synthesis of speed-independent combinational logic circuits