OLT(RE)2: An On-Line On-Demand Testing Approach for Permanent Radiation Effects in Reconfigurable Systems
暂无分享,去创建一个
Luca Sterpone | Mario Porrmann | Jens Hagemeyer | Cinzia Bernardeschi | Luca Cassano | Andrea Domenici | Dario Cozzi | Sebastian Korf
[1] Philippe Roche,et al. Technology downscaling worsening radiation effects in bulk: SOI to the rescue , 2013, 2013 IEEE International Electron Devices Meeting.
[2] R.C. Ferguson,et al. Use of field programmable gate array technology in future space avionics , 2005, 24th Digital Avionics Systems Conference.
[3] Ulrich Rückert,et al. REPLICA: a bitstream manipulation filter for module relocation in partial reconfigurable systems , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.
[4] Jia Yao,et al. System-level Built-In Self-Test of global routing resources in Virtex-4 FPGAs , 2009, 2009 41st Southeastern Symposium on System Theory.
[5] P. Sundararajan,et al. Consequences and Categories of SRAM FPGA Configuration SEUs , 2003 .
[6] Fabrizio Lombardi,et al. Testing memory modules in SRAM-based configurable FPGAs , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).
[7] Luca Sterpone,et al. A Novel Fault Tolerant and Runtime Reconfigurable Platform for Satellite Payload Processing , 2013, IEEE Transactions on Computers.
[8] Luca Sterpone,et al. On-line testing of permanent radiation effects in reconfigurable systems , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[9] Alessandro Cilardo,et al. New Techniques and Tools for Application-Dependent Testing of FPGA-Based Components , 2015, IEEE Transactions on Industrial Informatics.
[10] Mehdi Baradaran Tahoori. Application-Dependent Testing of FPGAs , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[11] Mario Porrmann,et al. Exploiting dynamic partial reconfiguration for on-line on-demand testing of permanent faults in reconfigurable systems , 2014, 2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).
[12] Yervant Zorian,et al. Minimizing the number of test configurations for different FPGA families , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).
[13] Ulrich Rückert,et al. Automatic HDL-Based Generation of Homogeneous Hard Macros for FPGAs , 2011, 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines.
[14] Jörg Henkel,et al. Test Strategies for Reliable Runtime Reconfigurable Architectures , 2013, IEEE Transactions on Computers.
[15] Robért Glein,et al. Broadband FPGA payload processing in a harsh radiation environment , 2014, 2014 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).
[16] Andrea Domenici,et al. GABES: A genetic algorithm based environment for SEU testing in SRAM-FPGAs , 2013, J. Syst. Archit..
[17] S Jamuna.,et al. Detection and Diagnosis of Faults in the Routing Resources of a SRAM based FPGAs , 2012 .
[18] Charles E. Stroud,et al. Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[19] Martin Rozkovec,et al. Application Dependent FPGA Testing Method , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.
[20] Jian Xu,et al. Novel technique for built-in self-test of FPGA interconnects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[21] Jim Tørresen,et al. Portable module relocation and bitstream compression for Xilinx FPGAs , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).
[22] D. Bortolato,et al. Evaluating the effects of SEUs affecting the configuration memory of an SRAM-based FPGA , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[23] Charles E. Stroud,et al. BIST-based diagnosis of FPGA interconnect , 2002, Proceedings. International Test Conference.
[24] Tian Xia,et al. An Automated BIST Architecture for Testing and Diagnosing FPGA Interconnect Faults , 2006, J. Electron. Test..
[25] Harald Michalik,et al. Reconfigurable platforms for Data Processing on scientific space instruments , 2013, 2013 NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2013).
[26] Heinrich Theodor Vierhaus,et al. Reconfigurable high performance architectures: How much are they ready for safety-critical applications? , 2014, 2014 19th IEEE European Test Symposium (ETS).
[27] Wayne Luk,et al. Enhancing Relocatability of Partial Bitstreams for Run-Time Reconfiguration , 2007, 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007).
[28] J. J. Wang,et al. Radiation effects in FPGAs , 2003 .
[29] Pedro Reviriego,et al. Dependable reconfigurable space systems: Challenges, new trends and case studies , 2014, 2014 IEEE 20th International On-Line Testing Symposium (IOLTS).
[30] R.C. Baumann,et al. Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.