Transformation-based register optimization in high-level synthesis

A novel approach to temporary register minimization that exploits the power of behavioral transformations is proposed. Behavioral transformations allow one to reduce the register requirements below the inherent lower bound imposed by the structure of the input flow graph. Specifically, the transformations minimize the lifetimes of registers in a scheduled flow graph. The transformations are applied across clock cycle boundaries with peak register use. Preliminary results for the benchmark examples show a significant reduction in the number of registers.<<ETX>>

[1]  Donald E. Thomas,et al.  A Method of Automatic Data Path Synthesis , 1983, 20th Design Automation Conference Proceedings.

[2]  Miodrag Potkonjak,et al.  Optimizing resource utilization using transformations , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Arun K. Majumdar,et al.  Allocation of multiport memories in data path synthesis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Fadi J. Kurdahi,et al.  REAL: A Program for REgister ALlocation , 1987, 24th ACM/IEEE Design Automation Conference.

[5]  Youn-Long Lin,et al.  A new integer linear programming formulation for the scheduling problem in data path synthesis , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[6]  Donald A. Lobo,et al.  Redundant operator creation: a scheduling optimization technique , 1991, 28th ACM/IEEE Design Automation Conference.

[7]  Hugo De Man,et al.  Clustering techniques for register optimization during scheduling preprocessing , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[8]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Ramesh Karri,et al.  Transformation-based high-level synthesis of fault-tolerant ASICs , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[10]  David L. Kuck,et al.  The Structure of Computers and Computations , 1978 .

[11]  Daniel P. Siewiorek,et al.  Automated Synthesis of Data Paths in Digital Systems , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Alexandru Nicolau,et al.  Incremental tree height reduction for high level synthesis , 1991, 28th ACM/IEEE Design Automation Conference.