Power: A First-Class Architectural Design Constraint
暂无分享,去创建一个
[1] Mark Horowitz,et al. Energy dissipation in general purpose microprocessors , 1996, IEEE J. Solid State Circuits.
[2] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[3] Mahmut T. Kandemir,et al. Energy-driven integrated hardware-software optimizations using SimplePower , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[4] 原田 秀逸. 私の computer 環境 , 1998 .
[5] William H. Mangione-Smith,et al. Filtering Memory References to Increase Energy Efficiency , 2000, IEEE Trans. Computers.
[6] Peter Robinson,et al. Self calibrating clocks for globally asynchronous locally synchronous systems , 2000, Proceedings 2000 International Conference on Computer Design.
[7] Glen G. Langdon,et al. Computer Design , 1982 .
[8] Dirk Grunwald,et al. Pipeline gating: speculation control for energy reduction , 1998, ISCA.
[9] Arvin Park,et al. Modifying VM hardware to reduce address pin requirements , 1992, MICRO.
[10] Arvin Park,et al. Modifying VM hardware to reduce address pin requirements , 1992, MICRO 1992.
[11] Luca Benini,et al. Address bus encoding techniques for system-level power optimization , 1998, Proceedings Design, Automation and Test in Europe.
[12] Thomas D. Burd,et al. Voltage scheduling in the IpARM microprocessor system , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).
[13] R. Brodersen,et al. Voltage Scheduling in the lpARM Microprocessor System , 2000 .
[14] Trevor N. Mudge,et al. Reducing code size with run-time decompression , 2000, Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550).
[15] Mark Horowitz,et al. Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.