Plastic Ball Grid Array Encapsulation Process Simulation on Rheology Effect
暂无分享,去创建一个
[1] W. R. Jong,et al. Wire density in CAE analysis of high pin-count IC packages : Simulation and verification , 2005 .
[2] Amip J. Shah,et al. Wiresweep Reduction via Direct Cavity Injection During Encapsulation of Stacked Chip-Scale Packages , 2008 .
[3] Jeng-Nan Lee,et al. A method to determine the sweep resistance of wire bonds for microelectronic packaging , 2008 .
[4] Rainer Dudek,et al. On the mode II popcorn effect in thin packages , 2002 .
[5] Mohd Zulkifly Abdullah,et al. Finite volume based CFD simulation of pressurized flip-chip underfill encapsulation process , 2010, Microelectron. Reliab..
[6] S. A. Bidstrup-Allen,et al. Computational Modeling and Validation of the Encapsulation of Plastic Packages by Transfer Molding , 2000 .
[7] M. Abdul Mujeebu,et al. Effect of vertical stacking dies on flow behavior of epoxy molding compound during encapsulation of stacked-chip scale packages , 2010 .
[8] Choonheung Lee,et al. Rheological characterization and full 3D mold flow simulation in multi-die stack CSP of chip array packaging , 2006, 56th Electronic Components and Technology Conference 2006.
[9] Yong-Seog Kim,et al. Thermally conductive EMC (epoxy molding compound) for microelectronic encapsulation , 1999 .
[10] K. S. Yeo,et al. A three-dimensional modeling of wire sweep incorporating resin cure , 1996 .
[11] Michael Pecht,et al. Encapsulation Technologies for Electronic Applications , 2019 .