Instruction-driven timing CPU model for efficient embedded software development using OVP
暂无分享,去创建一个
[1] Wolfgang Rosenstiel,et al. Combining instruction set simulation and WCET analysis for embedded software performance estimation , 2012, 7th IEEE International Symposium on Industrial Embedded Systems (SIES'12).
[2] Ming-Chao Chiang,et al. A QEMU and SystemC-Based Cycle-Accurate ISS for Performance Estimation on SoC Development , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Somayeh Sardashti,et al. The gem5 simulator , 2011, CARN.
[4] Jan Gustafsson,et al. The Mälardalen WCET Benchmarks: Past, Present And Future , 2010, WCET.
[5] Ian Gray,et al. Challenges in software development for multicore System-on-Chip development , 2012, 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP).
[6] Rainer Leupers,et al. A high-level virtual platform for early MPSoC software development , 2009, CODES+ISSS '09.
[7] Atsushi Ike,et al. Fast cycle estimation methodology for instruction-level emulator , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[8] Gerard J. M. Smit,et al. A mathematical approach towards hardware design , 2010, Dynamically Reconfigurable Architectures.
[9] Christoforos E. Kozyrakis,et al. ZSim: fast and accurate microarchitectural simulation of thousand-core systems , 2013, ISCA.
[10] Coniferous softwood. GENERAL TERMS , 2003 .