Reconfigurable MPB combined with cache coherence protocol in many-core
暂无分享,去创建一个
Yuzhuo Fu | Xing Han | Jiang Jiang | Jiang Jiang | Yuzhuo Fu | Xing Han
[1] Axel Jantsch,et al. A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.
[2] Saurabh Dighe,et al. The 48-core SCC Processor: the Programmer's View , 2010, 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis.
[3] Coniferous softwood. GENERAL TERMS , 2003 .
[4] Alberto Ros,et al. Cache Coherence Protocols for Many-Core CMPs , 2010 .
[5] Xiaoya Fan,et al. DLWAP-buffer: A Novel HW/SW Architecture to Alleviate the Cache Coherence on Streaming-like Data in CMP , 2012, 2012 IEEE 6th International Symposium on Embedded Multicore SoCs.
[6] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[7] Alberto Ros,et al. DiCo-CMP: Efficient cache coherency in tiled CMP architectures , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.
[8] Shekhar Borkar. Thousand Core ChipsA Technology Perspective , 2007, DAC 2007.
[9] Somayeh Sardashti,et al. The gem5 simulator , 2011, CARN.