A novel parallel architecture for low voltage-low power DLL-based frequency multiplier

New architecture for a DLL based frequency multiplier for wireless transceivers presents in this paper. This architecture has the advantages of occupy low area, low power, low voltage and low phase noise. DLLs are first ordered systems, so good stability can obtain in this design. This structure also can be used for generating big multiple of reference frequencies. The proposed circuit can operate at a substantially low supply voltage. As an example, the multiplier is adopted to create the 13 times of the reference frequency. The circuit level design is presented. Also power consumption trade-offs are reported. Simulation results confirm the analytical predictions. The proposed DLL-based frequency multiplier is implemented in a 0.13um CMOS Technology.

[1]  Venceslav F. Kroupa,et al.  Phase Lock Loops and Frequency Synthesis , 2003 .

[2]  P. C. Maulik,et al.  A DLL-Based Programmable Clock Multiplier in 0.18-$\mu$ m CMOS With ${-}$70 dBc Reference Spur , 2007, IEEE Journal of Solid-State Circuits.

[3]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[4]  Tad A. Kwasniewski,et al.  A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for Spur Reduction , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Wonchan Kim,et al.  A dual-loop delay-locked loop using multiple voltage-controlled delay lines , 2001 .

[6]  B.D. Unter.  Frequency synthesizers: Theory and design , 1979, Proceedings of the IEEE.

[7]  Walid S. Saba,et al.  ANALYSIS AND DESIGN , 2000 .

[8]  Chih-Kong Ken Yang,et al.  A Comprehensive Delay Model for CMOS CML Circuits , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  William J. Dally,et al.  A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips , 2002, IEEE J. Solid State Circuits.

[10]  G. Chien,et al.  A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000, IEEE Journal of Solid-State Circuits.

[11]  Rong-Jyi Yang,et al.  Low jitter and multirate clock and data recovery circuit using a MSADLL for chip-to-chip interconnection , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  P. R. Gray,et al.  A 900 MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000 .

[13]  Věnceslav F. Kroupa,et al.  Phase Lock Loops and Frequency Synthesis: Kroupa/Phase Lock Loops , 2005 .