Synthesis for Width Minimization in the Single-Electron Transistor Array

Power consumption has become one of the primary challenges to meetMoore's law. For reducing power consumption, single-electron transistor (SET) at room temperature has been demonstrated as a promising device for extending Moore's law due to its ultralow power consumption in operation. Previous works have proposed automated mapping approaches for SET arrays that focused on minimizing the number of hexagons in the SET arrays. However, the area of an SET array is the product of the bounded height and the bounded width, and the height usually equals the number of inputs in the Boolean function. Consequently, in this paper, we focus on the width minimization to reduce the overall area in the mapping of the SET arrays. Our approach consists of techniques of product term minimization, branch-then-share (BTS)-aware variable reordering, SET array architecture relaxation, and BTS-aware product term reordering. The experimental results on a set of MCNC and IWLS 2005 benchmarks show that the proposed approach saves 45% of width compared with the work by Chiang et al., which focused on hexagon count minimization, and also saves 13% of width compared with the work by Chen et al., which focused on width minimization.

[1]  Seiya Kasai,et al.  GaAs Schottky wrap-gate binary-decision-diagram devices for realization of novel single electron logic architecture , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[2]  Sarma B. K. Vrudhula,et al.  Combinational equivalence checking for threshold logic circuits , 2007, GLSVLSI '07.

[3]  Yung-Chih Chen,et al.  Rewiring for threshold logic circuit minimization , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[4]  Takashi Fukui,et al.  Single-electron AND/NAND logic circuits based on a self-organized dot network , 2003 .

[5]  Sarma B. K. Vrudhula,et al.  Identification of Threshold Functions and Synthesis of Threshold Networks , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Seiya Kasai,et al.  Properties of a GaAs Single Electron Path Switching Node Device Using a Single Quantum Dot for Hexagonal BDD Quantum Circuits , 2006 .

[7]  Sofia Cassel,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 2012 .

[8]  H. Hasegawa,et al.  A single electron binary-decision-diagram quantum logic circuit based on Schottky wrap gate control of a GaAs nanowire hexagon , 2002, IEEE Electron Device Letters.

[9]  Narayanan Vijaykrishnan,et al.  Automated mapping for reconfigurable single-electron transistor arrays , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[10]  Yung-Chih Chen,et al.  Verification of Reconfigurable Binary Decision Diagram-Based Single-Electron Transistor Arrays , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Vinay Saripalli,et al.  Device circuit co-design using classical and non-classical III–V Multi-Gate Quantum-Well FETs (MuQFETs) , 2011, 2011 International Electron Devices Meeting.

[12]  Juinn-Dar Huang,et al.  Area minimization synthesis for reconfigurable single-electron transistor arrays with fabrication constraints , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Saburo Muroga,et al.  Threshold logic and its applications , 1971 .

[14]  Narayanan Vijaykrishnan,et al.  A Synthesis Algorithm for Reconfigurable Single-Electron Transistor Arrays , 2013, JETC.

[15]  Seiya Kasai,et al.  Hexagonal binary decision diagram quantum logic circuits using Schottky in-plane and wrap-gate control of GaAs and InGaAs nanowires , 2001 .

[16]  Narayanan Vijaykrishnan,et al.  On reconfigurable Single-Electron Transistor arrays synthesis using reordering techniques , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[17]  Hideki Hasegawa,et al.  Formation of High-Density GaAs Hexagonal Nano-wire Networks by Selective MBE Growth on Pre-patterned (001) Substrates , 2004 .

[18]  Yuta Shiratori,et al.  Compact Reconfigurable Binary-Decision-Diagram Logic Circuit on a GaAs Nanowire Network , 2010 .

[19]  Chun-Yao Wang,et al.  On rewiring and simplification for canonicity in threshold logic circuits , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[20]  Seiya Kasai,et al.  GaAs and InGaAs single electron hexagonal nanowire circuits based on binary decision diagram logic architecture , 2002 .

[21]  Mika Laiho,et al.  Implementation aspects of fault-tolerant logic built with single-electron devices , 2009, 2009 NORCHIP.

[22]  Narayanan Vijaykrishnan,et al.  Reconfigurable BDD based quantum circuits , 2008, 2008 IEEE International Symposium on Nanoscale Architectures.

[23]  M. Yumoto,et al.  Fabrication of GaAs-based integrated 2-bit half and full adders by novel hexagonal BDD quantum circuit approach , 2001, 2001 International Semiconductor Device Research Symposium. Symposium Proceedings (Cat. No.01EX497).

[24]  Shashi P. Karna,et al.  Room temperature operational single electron transistor fabricated by focused ion beam deposition , 2007 .

[25]  Stephen Y. Chou,et al.  Silicon single-electron quantum-dot transistor switch operating at room temperature , 1998 .

[26]  Hideki Hasegawa,et al.  III–V nanoelectronics and related surface/interface issues , 2003 .

[27]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[28]  C. Dekker,et al.  Carbon Nanotube Single-Electron Transistors at Room Temperature , 2001, Science.

[29]  Zahid A. K. Durrani,et al.  Room temperature nanocrystalline silicon single-electron transistors , 2003 .

[30]  Zhen Yao,et al.  Carbon Nanotube Single‐Electron Transistors at Room Temperature. , 2001 .

[31]  Yoshihito Amemiya,et al.  Single-electron logic device based on the binary decision diagram , 1997 .

[32]  Rui Zhang,et al.  Synthesis and optimization of threshold logic networks with application to nanotechnologies , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.