Dynamisch und partiell rekonfigurierbare Hardwarearchitektur mit adaptivem hardwaregestützten Routing zur Laufzeit

Die Vorliegende Arbeit befasst sich mit der Entwicklung einer rekonfigurierbaren Hardwarearchitektur fur dynamische Funktionsmuster. Hierbei war die Zielsetzung neue und bestehende adaptive Konzepte in einer neuen Hardwarearchitektur, der HoneyComb-Architektur, zu vereinen und die Machbarkeit zu prasentieren. Zu den neuen Features dieser Architektur gehoren Multikontextfahigkeiten, multigranulare Datentypen, programmierbare Ein-/Ausgabelogik und adaptives Routing zur Laufzeit.

[1]  Hideharu Amano,et al.  Stream applications on the dynamically reconfigurable processor , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[2]  Jan M. Rabaey,et al.  A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths , 1992 .

[3]  Reiner W. Hartenstein.  Trends in reconfigurable logic and reconfigurable computing , 2002, 9th International Conference on Electronics, Circuits and Systems.

[4]  B. Plunkett,et al.  Computational efficiency: adaptive computing vs. ASICs , 2002, 9th International Conference on Electronics, Circuits and Systems.

[5]  Ryan W. Apperson,et al.  AsAP: An Asynchronous Array of Simple Processors , 2008, IEEE Journal of Solid-State Circuits.

[6]  Gerard J. M. Smit,et al.  Implementation of a HiperLAN/2 receiver on the reconfigurable Montium architecture , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[7]  Didier Le Gall,et al.  MPEG: a video compression standard for multimedia applications , 1991, CACM.

[8]  Lars Braun,et al.  Data path driven waveform-like reconfiguration , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[9]  Y. Raivio.  4G-hype or reality [mobile communications] , 2001 .

[10]  Paul Master.  The next big leap in reconfigurable systems , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..

[11]  Hideharu Amano,et al.  d Compilation Challenges for Dynamically Reconfigurable Processors , 2011 .

[12]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[13]  Kenneth R. Baker,et al.  WCDMA (UMTS) deployment handbook : planning and optimization aspects , 2006 .

[14]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[15]  Franco Casalino,et al.  MPEG-4: A Multimedia Standard for the Third Millennium, Part 2 , 2000, IEEE Multim..

[16]  G. Curello,et al.  A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications , 2012, 2012 International Electron Devices Meeting.

[17]  John Princen,et al.  Subband/Transform coding using filter bank designs based on time domain aliasing cancellation , 1987, ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[18]  Farzad Nekoogar.  Timing Verification of Application-Specific Integrated Circuits (Asics) , 1999 .

[19]  André DeHon,et al.  MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[20]  Scott A. Mahlke,et al.  AnySP: Anytime Anywhere Anyway Signal Processing , 2010, IEEE Micro.

[21]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[22]  Jürgen Becker,et al.  H. 264 Decoder at HD Resolution on a Coarse Grain Dynamically Reconfigurable Architecture , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[23]  Michael J. Flynn,et al.  Some Computer Organizations and Their Effectiveness , 1972, IEEE Transactions on Computers.

[24]  Jürgen Becker,et al.  Design and implementation of a coarse-grained dynamically reconfigurable hardware architecture , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[25]  Mohammed Ismail,et al.  Current and Future Trends in Multimedia Standards , 1998 .

[26]  Markus Weinhardt,et al.  Compilation and Temporal Partitioning for a Coarse-grain Reconfigurable Architecture , 2005 .

[27]  David R. O'Hallaron,et al.  Computer Systems: A Programmer's Perspective , 1991 .

[28]  Gary J. Sullivan,et al.  Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[29]  Victor Lee,et al.  The RAW benchmark suite: computation structures for general purpose computing , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[30]  R. Hartenstein,et al.  A datapath synthesis system for the reconfigurable datapath architecture , 1995, Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair.

[31]  Mohan Kumar,et al.  On generalized fat trees , 1995, Proceedings of 9th International Parallel Processing Symposium.

[32]  Jürgen Becker,et al.  Datapath and Compiler Integration of Coarse-grain Reconfigurable XPP-Arrays into Pipelined RISC Processors , 2003, VLSI-SOC.

[33]  Gordon E. Moore,et al.  Progress in digital integrated electronics , 1975 .

[34]  Joan Daemen,et al.  AES Proposal : Rijndael , 1998 .

[35]  Gerard J. M. Smit,et al.  Energy-Efficiency of the MONTIUM Reconfigurable Tile Processor , 2004, ERSA.

[36]  J. Buchmann.  Einführung in die Kryptographie , 1999 .

[37]  David A. Patterson,et al.  Rechnerorganisation und Rechnerentwurf: Die Hardware/Software-Schnittstelle , 2016 .

[38]  Gerhard Fettweis,et al.  New recursive algorithms for the forward and inverse MDCT , 2001, 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578).

[39]  M. W. Oliphant,et al.  An introduction to GSM , 1995 .

[40]  Fadi J. Kurdahi,et al.  The MorphoSys dynamically reconfigurable system-on-chip , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[41]  Eberhard Schüler,et al.  Dynamic Reconfiguration for Irregular Code Using FNC-PAE Processor Cores , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[42]  Kunle Olukotun,et al.  A quantitative analysis of reconfigurable coprocessors for multimedia applications , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[43]  Hideharu Amano,et al.  Implementing and evaluating stream applications on the dynamically reconfigurable processor , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[44]  Roberto Guerrieri,et al.  RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip , 2009, 2009 International Symposium on System-on-Chip.

[45]  George Varghese,et al.  The Pleiades Architecture , 2002 .

[46]  A. Correia,et al.  Enhanced UMTS CS-CDMA uplink transmission using turbo super-orthogonal codes , 2004, 2004 IEEE 59th Vehicular Technology Conference. VTC 2004-Spring (IEEE Cat. No.04CH37514).

[47]  Thomas Sikora,et al.  Trends and Perspectives in Image and Video Coding , 2005, Proceedings of the IEEE.

[48]  Sadayuki Abeta.  Toward LTE commercial launch and future plan for LTE enhancements (LTE-Advanced) , 2010, 2010 IEEE International Conference on Communication Systems.

[49]  T. Henriksson,et al.  Full-custom vs. standard-cell design flow - an adder case study , 2003, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003..

[50]  Christopher Saint,et al.  IC Layout Basics : A Practical Guide , 2001 .

[51]  Seth Copen Goldstein,et al.  PipeRench: A Reconfigurable Architecture and Compiler , 2000, Computer.

[52]  Peter M. Athanas,et al.  RSA encryption using extended modular arithmetic on the Quicksilver COSM adaptive computing machine , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..

[53]  Gerard J. M. Smit,et al.  Lessons learned from designing the MONTIUM - a coarse-grained reconfigurable processing tile , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..

[54]  C. Y. Lee.  An Algorithm for Path Connections and Its Applications , 1961, IRE Trans. Electron. Comput..

[55]  Vincent Rijmen,et al.  The Design of Rijndael , 2002, Information Security and Cryptography.

[56]  Carl Ebeling,et al.  Implementing an OFDM receiver on the RaPiD reconfigurable architecture , 2003, IEEE Transactions on Computers.

[57]  Zhiyi Yu,et al.  A 167-Processor Computational Platform in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[58]  Tommy Kuhn,et al.  A Design Environment for Processor-Like Reconfigurable Hardware , 2004, Parallel Computing in Electrical Engineering, 2004. International Conference on.

[59]  M.S. Safadi,et al.  Digital Hardware Choices For Software Radio (SDR) Baseband Implementation , 2006, 2006 2nd International Conference on Information & Communication Technologies.

[60]  G. Amdhal,et al.  Validity of the single processor approach to achieving large scale computing capabilities , 1967, AFIPS '67 (Spring).

[61]  Atul Puri,et al.  Video coding using the MPEG-2 compression standard , 1993, Other Conferences.

[62]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.