A highly efficient and secure hardware implementation of the advanced encryption standard
暂无分享,去创建一个
[1] Keshab K. Parhi,et al. High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Stefan Mangard,et al. Power analysis attacks - revealing the secrets of smart cards , 2007 .
[3] Yi Wang,et al. FPGA Implementations of the AES Masked Against Power Analysis Attacks , 2011 .
[4] Paul C. Kocher,et al. Differential Power Analysis , 1999, CRYPTO.
[5] Akashi Satoh,et al. A Compact Rijndael Hardware Architecture with S-Box Optimization , 2001, ASIACRYPT.
[6] Stephan Krenn,et al. Cache Games -- Bringing Access-Based Cache Attacks on AES to Practice , 2011, 2011 IEEE Symposium on Security and Privacy.
[7] Emmanuel Prouff,et al. Statistical Analysis of Second Order Differential Power Analysis , 2009, IEEE Transactions on Computers.
[8] Thomas Eisenbarth,et al. Simpler, Faster, and More Robust T-Test Based Leakage Detection , 2016, COSADE.
[9] Rubén Lumbiarres-López,et al. Hardware Architecture Implemented on FPGA for Protecting Cryptographic Keys against Side-Channel Attacks , 2018, IEEE Transactions on Dependable and Secure Computing.
[10] Kun Jiang,et al. A Frequency-Based Leakage Assessment Methodology for Side-Channel Evaluations , 2017, 2017 13th International Conference on Computational Intelligence and Security (CIS).
[11] Steve Kilts. Advanced FPGA design , 2007 .
[12] Thomas S. Messerges,et al. Securing the AES Finalists Against Power Analysis Attacks , 2000, FSE.
[13] Jean-Sébastien Coron,et al. Higher Order Masking of Look-up Tables , 2014, IACR Cryptol. ePrint Arch..
[14] Yajun Ha,et al. FPGA-Based 40.9-Gbits/s Masked AES With Area Optimization for Storage Area Network , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.
[15] Jerry den Hartog,et al. You Cannot Hide behind the Mask: Power Analysis on a Provably Secure S-Box Implementation , 2009, WISA.
[16] Michael Tunstall,et al. Masking Tables - An Underestimated Security Risk , 2013, FSE.
[17] Paolo Ienne,et al. A first step towards automatic application of power analysis countermeasures , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).
[18] Onur Aciiçmez,et al. Architecting against Software Cache-Based Side-Channel Attacks , 2013, IEEE Transactions on Computers.
[19] Phindile T. Moabalobelo. Dierential Power Analysis of a Software Implementation of an Advanced Encryption Standard , 2013 .
[20] Oscar Reparaz Dominguez. Analysis and Design of Masking Schemes for Secure Cryptographic Implementations , 2016 .
[21] Takeshi Fujino,et al. Tamper-resistant cryptographic hardware , 2017, IEICE Electron. Express.
[22] Alexis Bonnecaze,et al. AES side-channel countermeasure using random tower field constructions , 2013, Des. Codes Cryptogr..
[23] Sorin A. Huss,et al. Side-channel resistant AES architecture utilizing randomized composite field representations , 2012, 2012 International Conference on Field-Programmable Technology.