Research on single-event transient mechanism in a novel SOI CMOS technology

For the first time, compared with common bulk PMOSFETs, single-event transient (SET) mechanism was researched in a novel SOI PMOSFETs using technology computer-aided design mixed-mode numerical (TCAD) simulations. The simulation results showed that, different from the common bulk CMOS technology, diffusion but not bipolar effect is the main mechanism in PMOSFETs fabricated in this novel SOI CMOS technology. The effects of buried oxide (BOX) layer and body tie on SET were also discussed for the PMOSFETs in this technology. The radiation hardened by design (RHBD) layout technique was proposed for further SET mitigation. All of the studies indicated that this novel SOI CMOS technology has the essential advantage for radiation hardened integrated circuit (IC) design.

[1]  Shuming Chen,et al.  Novel Layout Technique for Single-Event Transient Mitigation Using Dummy Transistor , 2013, IEEE Transactions on Device and Materials Reliability.

[2]  陈建军,et al.  New insight into the parasitic bipolar amplification effect in single event transient production , 2012 .

[3]  L. W. Massengill,et al.  Single Event Transients in Digital CMOS—A Review , 2013, IEEE Transactions on Nuclear Science.

[4]  B. Narasimham,et al.  Quantifying the Effect of Guard Rings and Guard Drains in Mitigating Charge Collection and Charge Spread , 2008, IEEE Transactions on Nuclear Science.

[5]  Bin Liang,et al.  Radiation hardened by design techniques to reduce single event transient pulse width based on the physical mechanism , 2012, Microelectron. Reliab..

[6]  Shuming Chen,et al.  Simulation Study of the Layout Technique for P-hit Single-Event Transient Mitigation via the Source Isolation , 2012, IEEE Transactions on Device and Materials Reliability.

[7]  陈建军,et al.  Suppressing the hot carrier injection degradation rate in total ionizing dose effect hardened nMOSFETs , 2011 .

[8]  Shuming Chen,et al.  Novel Layout Technique for N-Hit Single-Event Transient Mitigation via Source-Extension , 2012, IEEE Transactions on Nuclear Science.

[9]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[10]  B L Bhuva,et al.  Independent Measurement of SET Pulse Widths From N-Hits and P-Hits in 65-nm CMOS , 2010, IEEE Transactions on Nuclear Science.

[11]  Chen Shuming,et al.  Temperature Dependence of Digital SET Pulse Width in Bulk and SOI Technologies , 2008 .

[12]  A.F. Witulski,et al.  Directional Sensitivity of Single Event Upsets in 90 nm CMOS Due to Charge Sharing , 2007, IEEE Transactions on Nuclear Science.

[13]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.