Comparative analysis of flexible cryptographic implementations

Flexible hardware implementations of cryptographic algorithms in the real time applications have been frequently proposed. This paper classifies the state-of-the-art research practices through a Systematic Literature Review (SLR) process. The selected researches have been classified into three design categories: crypto processor, crypto coprocessor and multicore crypto processor. Subsequently, comparative analysis in terms of flexibility, throughput and area is presented. It facilitates the researchers and designers of the domain to select an appropriate design approach for a particular algorithm and/or application.

[1]  Zhiyi Yu,et al.  A Heterogeneous Multicore Crypto-Processor With Flexible Long-Word-Length Computation , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Seok-Bum Ko,et al.  High performance scalable elliptic curve cryptosystem processor for Koblitz curves , 2013, Microprocess. Microsystems.

[3]  Mohammed Benaissa,et al.  Fast Elliptic Curve Cryptography on FPGA , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Chih-Tsun Huang,et al.  Energy-Adaptive Dual-Field Processor for High-Performance Elliptic Curve Cryptographic Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Tim Güneysu,et al.  MicroECC: A Lightweight Reconfigurable Elliptic Curve Crypto-processor , 2011, 2011 International Conference on Reconfigurable Computing and FPGAs.

[6]  Weiwei Shan,et al.  A Secure Reconfigurable Crypto IC With Countermeasures Against SPA, DPA, and EMA , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Yi Wang,et al.  A Unified Architecture for Supporting Operations of AES and ECC , 2011, 2011 Fourth International Symposium on Parallel Architectures, Algorithms and Programming.

[8]  Maurice Keller,et al.  Elliptic Curve Cryptography on FPGA for Low-Power Applications , 2009, TRETS.

[9]  Ali Afzali-Kusha,et al.  A low-power and low-energy flexible GF(p) elliptic-curve cryptography processor , 2009, Journal of Zhejiang University SCIENCE C.

[10]  K. Baskaran,et al.  An ASIC implementation of low power and high throughput blowfish crypto algorithm , 2010, Microelectron. J..

[11]  Tim Güneysu,et al.  Efficient Elliptic-Curve Cryptography Using Curve25519 on Reconfigurable Devices , 2014, ARC.

[12]  Mohammed Benaissa,et al.  Throughput/Area-efficient ECC Processor Using Montgomery Point Multiplication on FPGA , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  P. Karthigaikumar,et al.  PSP: Parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC , 2013, Central European Journal of Computer Science.

[14]  Athanassios N. Skodras,et al.  FPGA-based performance analysis of stream ciphers ZUC, Snow3g, Grain V1, Mickey V2, Trivium and E0 , 2013, Microprocess. Microsystems.

[15]  Indranil Sengupta,et al.  Design of a high performance Binary Edwards Curve based processor secured against side channel analysis , 2012, Integr..

[16]  Ingrid Verbauwhede,et al.  Elliptic curve cryptography on embedded multicore systems , 2008, Des. Autom. Embed. Syst..

[17]  An Braeken,et al.  A performance comparison study of ECC and AES in commercial and research sensor nodes , 2013, Eurocon 2013.

[18]  Tim Güneysu,et al.  MicroACP - A Fast and Secure Reconfigurable Asymmetric Crypto-Processor - -Overhead Evaluation of Side-Channel Countermeasures- , 2014, ARC.

[19]  Luca Benini,et al.  SIR10US: A tightly coupled elliptic-curve cryptography co-processor for the OpenRISC , 2014, 2014 IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors.

[20]  Hannu Tenhunen,et al.  FPGA implementation of AES-based crypto processor , 2013, 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS).

[21]  Reza Azarderakhsh,et al.  Efficient Algorithm and Architecture for Elliptic Curve Cryptography for Extremely Constrained Secure Applications , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Tim Güneysu,et al.  Cryptographic Algorithms on the GA144 Asynchronous Multi-Core Processor , 2014, J. Signal Process. Syst..

[23]  Shylashree Nagaraja,et al.  A Unified Architecture for a Dual Field ECC Processor Applicable to AES , 2013, 2013 Fifth International Conference on Computational Intelligence, Modelling and Simulation.

[24]  Hamad Alrimeih,et al.  Fast and Flexible Hardware Support for ECC Over Multiple Standard Prime Fields , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Yi Wang,et al.  A unified architecture for a public key cryptographic coprocessor , 2008, J. Syst. Archit..

[26]  Mostafa I. Soliman,et al.  FPGA implementation and performance evaluation of a high throughput crypto coprocessor , 2011, J. Parallel Distributed Comput..

[27]  Bertrand Le Gal,et al.  Design and Implementation of a Multi-Core Crypto-Processor for Software Defined Radios , 2011, ARC.

[28]  Dipanwita Roy Chowdhury,et al.  Parallel crypto-devices for GF(p) elliptic curve multiplication resistant against side channel attacks , 2009, Comput. Electr. Eng..

[29]  Soonhak Kwon,et al.  FPGA implementation of high performance elliptic curve cryptographic processor over GF , 2008, J. Syst. Archit..

[30]  Kimmo Järvinen,et al.  Optimized FPGA-based elliptic curve cryptography processor for high-speed applications , 2011, Integr..

[31]  Reza Azarderakhsh,et al.  High-Performance Implementation of Point Multiplication on Koblitz Curves , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[32]  Patrick Schaumont,et al.  Optimized System-on-Chip Integration of a Programmable ECC Coprocessor , 2010, TRETS.

[33]  Ishak Aris,et al.  Design of an ultra high speed AES processor for next generation IT security , 2011, Comput. Electr. Eng..

[34]  Li Wang,et al.  A Configurable IPSec Processor for High Performance In-Line Security Network Processor , 2011, 2011 Seventh International Conference on Computational Intelligence and Security.

[35]  Hui Li,et al.  Load balance in hierarchical routing network , 2009 .

[36]  Reza Azarderakhsh,et al.  Efficient FPGA Implementations of Point Multiplication on Binary Edwards and Generalized Hessian Curves Using Gaussian Normal Basis , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[37]  Nasser Yazdani,et al.  Augmenting general purpose processors for network processing , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).

[38]  Bahram Rashidi,et al.  FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm , 2014, Microelectron. J..

[39]  Timothy Sherwood,et al.  Analysis of performance versus security in hardware realizations of small elliptic curves for lightweight applications , 2012, Journal of Cryptographic Engineering.

[40]  Yi Wang,et al.  FPGA based unified architecture for public key and private key cryptosystems , 2013, Frontiers of Computer Science.

[41]  Goutam Paul,et al.  CoARX: A coprocessor for ARX-based cryptographic algorithms , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[42]  Lilian Bossuet,et al.  Secure Extension of FPGA General Purpose Processors for Symmetric Key Cryptography with Partial Reconfiguration Capabilities , 2012, TRETS.

[43]  Hannu Tenhunen,et al.  Parameterized AES-Based Crypto Processor for FPGAs , 2014, 2014 17th Euromicro Conference on Digital System Design.

[44]  Yong Dou,et al.  A Novel Design of Flexible Crypto Coprocessor and Its Application , 2014, ACA.

[45]  Cheng-Wen Wu,et al.  Single- and Multi-core Configurable AES Architectures for Flexible Security , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[46]  Kimmo Järvinen,et al.  On Parallelization of High-Speed Processors for Elliptic Curve Cryptography , 2008, IEEE Trans. Very Large Scale Integr. Syst..

[47]  Bernard P. Zajac.  Applied cryptography: Protocols, algorithms, and source code in C , 1994 .

[48]  Pierre N. Robillard,et al.  Performing Systematic Literature Reviews With Novices: An Iterative Approach , 2014, IEEE Transactions on Education.

[49]  R. Cumplido,et al.  A reconfigurable GF(2M) elliptic curve cryptographic coprocessor , 2011, 2011 VII Southern Conference on Programmable Logic (SPL).

[50]  Yu Zhang,et al.  A high performance ECC hardware implementation with instruction-level parallelism over GF(2163) , 2010, Microprocess. Microsystems.

[51]  Xuecheng Zou,et al.  Design of highly efficient elliptic curve crypto-processor with two multiplications over GF(2163) , 2009 .

[52]  Chih-Tsun Huang,et al.  A Highly Efficient Cipher Processor for Dual-Field Elliptic Curve Cryptography , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[53]  Cheng-Wen Wu,et al.  A Mesh-Structured Scalable IPsec Processor , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[54]  Lilian Bossuet,et al.  Architectures of flexible symmetric key crypto engines—a survey: From hardware coprocessor to multi-crypto-processor system on chip , 2013, CSUR.

[55]  Yang Liu,et al.  A 10 Gbps in-line network security processor based on configurable hetero-multi-cores , 2013, Journal of Zhejiang University SCIENCE C.

[56]  Derek Chiou,et al.  Cryptoraptor: High throughput reconfigurable cryptographic processor , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[57]  Martin Feldhofer,et al.  Security-Enabled Near-Field Communication Tag With Flexible Architecture Supporting Asymmetric Cryptography , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.