Complete Logic Functionality of Reconfigurable RTD Circuit Elements

Innovative nanoscale devices have been developed to enhance future circuit design to overcome physical barriers hindering the CMOS technology. Among the emerging nanodevices, resonant tunneling diodes (RTDs) have demonstrated promising electronic features due to their high-speed switching capability and functional versatility. Great circuit functionality can be achieved through integrating heterostructure FETs (HFETs) in conjunction with RTDs to modulate effective negative differential resistance. In this paper, we propose novel programmable logic elements (PLEs) implemented in threshold gates (TGs) and multithreshold TGs by exploring RTD/HFET monostable-bistable transition logic element (MOBILE) principles. Our three-input PLE can be configured through five binary control bits to realize all the three-variable logic functions, which is, to the best of our knowledge, the first single RTD-based structure that provides complete Boolean logic implementation. It is also a more efficient reconfigurable circuit element than a general lookup table that requires eight configuration bits for three-variable functions. We further extend the design concept to construct a more versatile four-input PLE. A comprehensive comparison of three- and four-input PLEs provides an insightful view of design tradeoffs between performance and area. We present the mathematical proof of PLE's logic completeness based on Shannon expansion, as well as the HSPICE simulation results of the programmable and primitive RTD/HFET gates that we have designed. An efficient control bit generating algorithm is developed by using a special encoding scheme to implement any given logic function. Based on our PLE structures, we propose a reconfigurable architecture, namely MORE, which offers dynamic reconfigurability without incurring latency overheads, due to the intrinsic self-latching property of MOBILE circuits. An efficient reconfiguration data generation algorithm is also built to take full advantage of our MORE architecture. The experimental results indicate that it can help reduce the reconfiguration cost by 37% on average.

[1]  T. J. Walls,et al.  Nanoscale silicon MOSFETs: A theoretical study , 2003 .

[2]  Wei Zhang,et al.  NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[3]  K. Likharev.  Single-electron transistors: Electrostatic analogs of the DC SQUIDS , 1987 .

[4]  Rui Zhang,et al.  An automatic test pattern generation framework for combinational threshold logic networks , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[5]  Werner Prost,et al.  Threshold logic circuit design of parallel adders using resonant tunneling devices , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Dmitri B. Strukov,et al.  A reconfigurable architecture for hybrid CMOS/Nanodevice circuits , 2006, FPGA '06.

[7]  Maria J. Avedillo,et al.  Multi-threshold threshold logic circuit design using resonant tunnelling devices , 2003 .

[8]  J. Laskar,et al.  RTD/CMOS nanoelectronic circuits: thin-film InP-based resonant tunneling diodes integrated with CMOS circuits , 1999, IEEE Electron Device Letters.

[9]  Pinaki Mazumder,et al.  Resonant tunneling diodes: models and properties , 1998, Proc. IEEE.

[10]  M.J. Avedillo,et al.  Increased Logic Functionality of Clocked Series-Connected RTDS , 2006, IEEE Transactions on Nanotechnology.

[11]  Saburo Muroga,et al.  Threshold logic and its applications , 1971 .

[12]  Fulton,et al.  Determination of Coulomb-blockade resistances and observation of the tunneling of single electrons in small-tunnel-junction circuits. , 1991, Physical review letters.

[13]  Seth Copen Goldstein,et al.  Molecular electronics: from devices and interconnect to circuits and architecture , 2003, Proc. IEEE.

[14]  Toshihiro Itoh,et al.  A novel high-speed flip-flop circuit using RTDs and HEMTs , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[15]  Pinaki Mazumder,et al.  Digital circuit applications of resonant tunneling devices , 1998, Proc. IEEE.

[16]  Seth Copen Goldstein,et al.  PipeRench: A Reconfigurable Architecture and Compiler , 2000, Computer.

[17]  C L Sheng,et al.  Threshold Logic , 1969 .

[18]  J.P.A. van der Wagt,et al.  Tunnelling-based SRAM , 1999 .

[19]  T. Mizutani,et al.  Functions and applications of monostable-bistable transition logic elements (MOBILE's) having multiple-input terminals , 1994 .

[20]  Niraj K. Jha,et al.  An algorithm for nano-pipelining of circuits and architectures for a nanotechnology , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[21]  Rui Zhang,et al.  Synthesis and optimization of threshold logic networks with application to nanotechnologies , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[22]  H.J. De Los Santos,et al.  Physics-based RTD current-voltage equation , 1996, IEEE Electron Device Letters.

[23]  Pinaki Mazumder,et al.  A prototyping technique for large-scale RTD-CMOS circuits , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[24]  L. Esaki,et al.  Resonant tunneling in semiconductor double barriers , 1974 .

[25]  Sandip Tiwari,et al.  A silicon nanocrystals based memory , 1996 .

[26]  Pinaki Mazumder,et al.  Augmentation of SPICE for simulation of circuits containingresonant tunneling diodes , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[27]  K. Maezawa,et al.  High-speed and low-power operation of a resonant tunneling logic gate MOBILE , 1998, IEEE Electron Device Letters.

[28]  Michael J. Wilson,et al.  Nanowire-based sublithographic programmable logic arrays , 2004, FPGA '04.

[29]  H. Goronkin,et al.  Static random access memories based on resonant interband tunneling diodes in the InAs/GaSb/AlSb material system , 1994, 52nd Annual Device Research Conference.

[30]  Garrett S. Rose,et al.  Inversion schemes for sublithographic programmable logic arrays , 2009, IET Comput. Digit. Tech..

[31]  M. Jamal Deen,et al.  New RTD large-signal DC model suitable for PSPICE , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[32]  Gary H. Bernstein,et al.  12 GHz clocked operation of ultralow power interband resonant tunneling diode pipelined logic gates , 1997, IEEE J. Solid State Circuits.

[33]  Theodore S. Moise,et al.  A monolithic 4 bit 2 GSps resonant tunneling analog-to-digital converter , 1997 .

[34]  Wolfgang Porod,et al.  Quantum-dot cellular automata : computing with coupled quantum dots , 1999 .

[35]  J.P.A. van der Wagt,et al.  Tunneling-based SRAM , 1999, Proc. IEEE.

[36]  Héctor Pettenghi Roldán,et al.  Using multi-threshold threshold gates in rtd-based logic design. A case study , 2007 .

[37]  André DeHon,et al.  Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[38]  Tm McGinnity,et al.  Investigation of a programmable threshold logic gate array , 2002, 9th International Conference on Electronics, Circuits and Systems.