Multiple-Valued Logic—its Status and its Future

Multiple-valued logic, in which the number of discrete logic levels is not confined to two, has been the subject of much research over many years. The practical objective of this work has been to increase the information content of the digital signals in a system to a higher value than that provided by binary operation. In this tutorial/survey paper we will review the historical developments in this field, both in circuit realizations and in methods of handling multiple-valued design data, and consider the present state-of-the-art and future expectations.

[1]  C. Y. Lee,et al.  Several-valued combinational switching circuits , 1956, Transactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics.

[2]  Tich T. Dao,et al.  SEC-DED Nonbinary Code for Fault-Tolerant Byte-Organized Memory Implemented with Quaternary Logic , 1981, IEEE Transactions on Computers.

[3]  P. M. Solomon,et al.  The hemt: A superfast transistor: An experimental GaAs-AlGoAs device switches in picoseconds and generates little heat. This is just what supercomputers need , 1984, IEEE Spectrum.

[4]  K. Wayne Current.  A High Data-Rate Digital Output Correlator Design , 1980, IEEE Transactions on Computers.

[5]  Zvonko G. Vranesic,et al.  Application of Multithreshold Elements in the Realization of Many-Valued Logic Networks , 1974, IEEE Transactions on Computers.

[6]  Robert O. Winder,et al.  Properties of Threshold Functions , 1965, IEEE Trans. Electron. Comput..

[7]  Waldo C. Kabat,et al.  On the Design of 4-Valued Digital Systems , 1981, IEEE Transactions on Computers.

[8]  William H. Hanson.  Ternary Threshold Logic , 1963, IEEE Trans. Electron. Comput..

[9]  H. J. Whitehouse,et al.  Signal processing with systolic arrays , 1981 .

[10]  Mohamed I. Elmasry,et al.  Folded-collector integrated injection logic , 1976 .

[11]  Hans G. Kerkhoff,et al.  Multiple-Valued Logic Charge-Coupled Devices , 1981, IEEE Transactions on Computers.

[12]  Theodore F. Tabloski,et al.  ANumerical Expansion Technique andItsApplication to Minimal Multiplexer LogicCircuits , 1976 .

[13]  Tsunehiro Aibara,et al.  Enumeration of Ternary Threshold Functions of Three Variables , 1972, IEEE Transactions on Computers.

[14]  Daniel Etiemble,et al.  Multivalued I2L Circuits for TSC Checkers , 1980, IEEE Transactions on Computers.

[15]  Claude E. Shannon,et al.  A symbolic analysis of relay and switching circuits , 1938, Transactions of the American Institute of Electrical Engineers.

[16]  James E. Smith,et al.  Fault secure multiple-valued logic networks , 1978, MVL '78.

[17]  James R. Armstrong,et al.  A simultaneous, radix four, I2L multiplier mechanized via repeated addition , 1978, MVL '78.

[18]  D.A. Gandolfo,et al.  Analog-binary CCD correlator: a VLSI signal processor , 1979, IEEE Journal of Solid-State Circuits.

[19]  P. Martin Larsen,et al.  Industrial applications of fuzzy logic control , 1980 .

[20]  Donald L. Dietmeyer,et al.  A Magnetic Ternary Device , 1963, IEEE Trans. Electron. Comput..

[21]  Kenneth C. Smith.  The Prospects for Multivalued Logic: A Technology and Applications View , 1981, IEEE Transactions on Computers.

[22]  T.T. Dao.  Threshold I/sup 2/L and its applications to binary symmetric functions and multivalued logic , 1977, IEEE Journal of Solid-State Circuits.

[23]  Claude E. Shannon,et al.  The synthesis of two-terminal switching circuits , 1949, Bell Syst. Tech. J..

[24]  Zvonko G. Vranesic,et al.  Ternary Transmission in Local Area Networks , 1983 .

[25]  S. L. Hurst.  An Engineering Consideration of Spectral Transforms for Ternary Logic Synthesis , 1979, Comput. J..

[26]  V. H. Tokmen.  The evaluation of the spectrum of multi-level logic networks , 1979 .

[27]  Z. G. Vranesic,et al.  Engineering aspects of multi-valued logic systems , 1974, Computer.

[28]  Saburo Muroga.  Functional forms of dual-comparable functions and a necessary and sufficient condition for readability of a majority function , 1964, IEEE Transactions on Communication and Electronics.

[29]  C. Moraga.  Introducing disjoint spectral translation in spectral multiple-valued logic design , 1978 .

[30]  Lawrence L. Buhl,et al.  Experimental 4×4 optical switching network , 1976 .

[31]  Jean-Pierre Deschamps,et al.  Synthesis of Discrete Functions Using I2L Technology , 1981, IEEE Transactions on Computers.

[32]  Daniel Etiemble,et al.  Implementation of Ternary Circuits with-Binary Integrated Circuits , 1977, IEEE Transactions on Computers.

[33]  T. Higuchi,et al.  Image Processing Algorithms for a Multiple-Valued Array Processor, , 1983 .

[34]  George Epstein,et al.  The development of multiple-valued logic as related to computer science , 1974, Computer.

[35]  Marc Davio,et al.  Complex Number Arithmetic with Odd- Valued Logic , 1980, IEEE Transactions on Computers.

[36]  C. R. Edwards.  I2L threshold circuits for binary–quaternary encoding and decoding , 1978 .

[37]  Roy D. Merrill.  Some Properties of Ternary Threshold Logic , 1964, IEEE Trans. Electron. Comput..

[38]  Stephen Y. H. Su,et al.  computer simplification of multi-valued switching functions , 1977 .

[39]  Zvonko G. Vranesic.  Multi-valued circuits in fault detection of binary logic circuits☆ , 1976 .

[40]  Donald D. Givone,et al.  A Minimization Technique for Multiple-Valued Logic Systems , 1968, IEEE Transactions on Computers.

[41]  A. Haar.  Zur Theorie der orthogonalen Funktionensysteme , 1910 .

[42]  J. K. Newton.  An implementation of the stefanelli multi-valued parallel divider array , 1976 .

[43]  José I. Acha,et al.  A note on the implementation of three-valued unary operators with C-MOS integrated circuits , 1979 .

[44]  marvin e. liebler,et al.  multiple-real-valued Walsh functions , 1977 .

[45]  Zvonko G. Vranesic,et al.  A Higher Radix Technique for Fault Detection in Many-Valued Multithreshold Networks , 1978, IEEE Transactions on Computers.

[46]  M. Yoeli,et al.  Logical Design of Ternary Switching Circuits , 1965, IEEE Trans. Electron. Comput..

[47]  David C. Rine.  Multiple-valued logic and computer science and the 20th century , 1974, Computer.

[48]  S. Akers.  On the Algebraic Manipulation of Majority Logic , 1961 .

[49]  K. Wayne Current.  High Density Integrated Computing Circuitry with Multiple Valued Logic , 1980, IEEE Transactions on Computers.

[50]  S. Trimberger.  Computer-aided design: Automating chip layout: New computer-based layout systems are faster than their human counterparts and produce designs that almost match those created manually , 1982, IEEE Spectrum.

[51]  H. E. Chrestenson.  A class of generalized Walsh functions , 1955 .

[52]  Kolar L. Kodandapani,et al.  A Cellular Array for Multivalued Logic Functions , 1978, IEEE Transactions on Computers.

[53]  Jr. Sheldon B. Akers,et al.  On a Theory of Boolean Functions , 1959 .

[54]  Zvonko G. Vranesic,et al.  A Many-Valued Algebra for Switching Systems , 1970, IEEE Transactions on Computers.

[55]  Henry M. Sheffer.  A set of five independent postulates for Boolean algebras, with application to logical constants , 1913 .

[56]  R.W. Keyes,et al.  The evolution of digital electronics towards VLSI , 1979, IEEE Transactions on Electron Devices.

[57]  S. L. Hurst.  Application of multioutput threshold-logic gates to digital-network design , 1976 .

[58]  H. Mine,et al.  Generation of Ternary Majority Functions of Four or Less Variables , 1983 .

[59]  James R. Armstrong,et al.  Representation of Multivalued Functions Using the Direct Cover Method , 1981, IEEE Transactions on Computers.

[60]  A. Paugh.  Application of binary devices and Boolean algebra to the realisation of 3-valued logic circuits , 1967 .

[61]  R. D. Berlin.  Synthesis of N-Valued Switching Circuits , 1958, IRE Trans. Electron. Comput..

[62]  Tsutomu Sasao,et al.  Multiple-Valued Decomposition of Generalized Boolean Functions and the Complexity of Programmable Logic Arrays , 1981, IEEE Transactions on Computers.

[63]  A. C. Brombacher,et al.  Tolerance Analysis and Related Measurements on MVL-CCD's (Multiple-Valued Logic-Charge-Coupled Devices), , 1983 .

[64]  Tatsuo Higuchi,et al.  Pulse-train residue arithmetic circuit using multiple-valued charge-coupled devices and its application to digital filter , 1983 .

[65]  K. Fujishima,et al.  A new multilevel storage structure for high density CCD memory , 1978, IEEE Journal of Solid-State Circuits.

[66]  H. T. Mouftah,et al.  Design of Ternary COS/MOS Memory and Sequential Circuits , 1977, IEEE Transactions on Computers.

[67]  Richard F. Rutz.  Two-Collector Transistor for Binary Full Addition , 1957, IBM J. Res. Dev..

[68]  K. W. Current,et al.  Four-valued threshold logic full adder circuit implementations , 1978, MVL '78.

[69]  S. K. Wiedmann,et al.  Merged-transistor logic (MTL)-a low-cost bipolar logic concept , 1972 .

[70]  Sheldon B. Akers,et al.  Synthesis of combinational logic using three-input majority gates , 1962, SWCT.

[71]  H. T. Koanantakool.  Implementation of ternary identity cells using c.m.o.s. integrated circuits , 1978 .

[72]  Edward J. McCluskey,et al.  Multivalued Integrated Injection Logic , 1977, IEEE Transactions on Computers.

[73]  V. P. Komolov,et al.  Logic circuits based on ternary parametrons , 1965 .

[74]  James E. Smith,et al.  Strongly Fault Secure Logic Networks , 1978, IEEE Transactions on Computers.

[75]  Norman M. Martin.  The Sheffer functions of 3-valued logic , 1954, Journal of Symbolic Logic.

[76]  Jerzy Słupecki,et al.  A criterion of fullness of many-valued systems of propositional logic , 1972 .

[77]  Arthur Bridgman.  Comments on "Analog Computer Simulation of a Frequency Detector , 1963, IEEE Trans. Electron. Comput..

[78]  Anthony S. Wojcik,et al.  On the Design of Three-Valued Asynchronous Modules , 1980, IEEE Transactions on Computers.

[79]  H. T. Mouftah,et al.  Implementation of 3-valued logic with c.o.s.m.o.s. integrated circuits , 1974 .

[80]  A. M. Lloyd.  Design of multiplexer universal-logic-module networks using spectral techniques , 1980 .

[81]  Jorge Santos,et al.  A Ternary Storage Element Using a Conventional Ferrite Core , 1965, IEEE Trans. Electron. Comput..

[82]  R. Merrill,et al.  CCD memory using multilevel storage , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[83]  Kenneth C. Smith.  Circuits for multiple valued logic—a tutorial and appreciation , 1976 .

[84]  H. Dunderdale,et al.  Current-mode circuits for the unary functions of a ternary variable , 1970 .

[85]  K. Wayne Current,et al.  Quaternary threshold logic full-adder circuit with complementary inputs† , 1984 .

[86]  Eric G. Rawson,et al.  Star couplers using fused biconically tapered multimode fibres , 1978 .

[87]  Waldo C. Kabat,et al.  Automated Synthesis of Combinational Logic Using Theorem-Proving Techniques , 1985, IEEE Transactions on Computers.

[88]  R. A. Allen,et al.  Digital charge-coupled logic (DCCL) , 1977 .

[89]  Zvonko G. Vranesic,et al.  Ternary logic in parallel multipliers , 1972, Comput. J..

[90]  S. C. Lee,et al.  A Structured Design of Multiple-Valued LSI/VLSI with Built-In Testing Capability. , 1983 .

[91]  A. M. Lloyd,et al.  A consideration of orthogonal matrices, other than the Rademacher-Walsh types, for the synthesis of digital networks , 1979 .

[92]  D L Webb,et al.  Generation of any N-Valued Logic by One Binary Operation. , 1935, Proceedings of the National Academy of Sciences of the United States of America.

[93]  K. Wayne Current,et al.  Implementing Parallel Counters with Four-Valued Threshold Logic , 1979, IEEE Transactions on Computers.

[94]  Jon C. Muzio,et al.  The computation of complete and reduced sets of orthogonal spectral coefficients for logic design an , 1978 .

[95]  Edward J. McCluskey.  Logic Design of Multivalued I2L Logic Circuits , 1979, IEEE Transactions on Computers.

[96]  Emil L. Post.  Introduction to a General Theory of Elementary Propositions , 1921 .

[97]  C.A.T. Salama,et al.  Multivalued integrated-injection-logic (MI2L) full adder , 1977 .

[98]  Saburo Muroga,et al.  Functional forms of majority functions and a necessary and sufficient condition for their realizability , 1961, SWCT.

[99]  Joseph G. Tront,et al.  A Design for Multiple-Valued Logic Gates Based on MESFET's , 1979, IEEE Transactions on Computers.

[100]  T. C. Yang,et al.  A Study of Reduced Dependence in Multi-Valued Sequential Machines, , 1983 .

[101]  A. Slob,et al.  Integrated injection logic: a new approach to LSI , 1972 .

[102]  P. D. Picton,et al.  Realisation of multithreshold threshold-logic gates using charge-coupled devices , 1982 .

[103]  C. Moraga.  Complex spectral logic , 1978, MVL '78.

[104]  H. R. van Nauta Lemke,et al.  An autopilot for ships designed with fuzzy sets , 1977 .

[105]  Michael Yoeli,et al.  A New Reader Service-Publication of Informational Retrieval Catalog Cards , 1965, IEEE Trans. Electron. Comput..

[106]  C.A.T. Salama,et al.  Realization of a multivalued integrated injection logic (MI/sup 2/L) full adder , 1977, IEEE Journal of Solid-State Circuits.

[107]  R. Nave,et al.  A numeric data processor , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[108]  Calvin K. Tang,et al.  Universal Logic Modules and Their Applications , 1970, IEEE Transactions on Computers.

[109]  Douglas B. Armstrong,et al.  On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets , 1966, IEEE Trans. Electron. Comput..