State of the art in CMOS threshold logic VLSI gate implementations and systems

In recent years, there has been renewed interest in Threshold Logic (TL), mainly as a result of the development of a number of successful implementations of TL gates in CMOS. This paper presents a summary of the recent developments in TL circuit design. High-performance TL gate circuit implementations are compared, and a number of their applications in computer arithmetic operations are reviewed. It is shown that the application of TL in computer arithmetic circuit design can yield designs with significantly reduced transistor count and area while at the same time reducing circuit delay and power dissipation when compared to conventional CMOS logic.

[1]  Gloria Huertas,et al.  A practical floating-gate Muller-C element using vMOS threshold gates , 2001 .

[2]  Yusuf Leblebici,et al.  A capacitive threshold-logic gate , 1996, IEEE J. Solid State Circuits.

[3]  Robert J. Francis,et al.  Ganged CMOS: trading standby power for speed , 1990 .

[4]  Yusuf Leblebici,et al.  A compact high-speed (31,5) parallel counter circuit based on capacitive threshold-logic gates , 1996 .

[5]  Stamatis Vassiliadis,et al.  A low-power threshold logic family , 2002, 9th International Conference on Electronics, Circuits and Systems.

[6]  Stamatis Vassiliadis,et al.  2-1 Additions and Related Arithmetic Operations with Threshold Logic , 1996, IEEE Trans. Computers.

[7]  S. Bobba,et al.  Current-mode threshold logic gates , 2000, Proceedings 2000 International Conference on Computer Design.

[8]  Stamatis Vassiliadis,et al.  High-speed hybrid threshold-Boolean logic counters and compressors , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[9]  Tadahiro Ohmi,et al.  Employing Auto-Threshold-Adjustment , 1995 .

[10]  J. C. Tejero,et al.  A threshold logic gate based on clocked coupled inverters , 1998 .

[11]  H. Yasuura,et al.  A comparison of parallel multipliers with neuron MOS and CMOS technologies , 1996, Proceedings of APCCAS'96 - Asia Pacific Conference on Circuits and Systems.

[12]  Stamatis Vassiliadis,et al.  Capacitive threshold logic: a designer perspective , 1999, CAS '99 Proceedings. 1999 International Semiconductor Conference (Cat. No.99TH8389).

[13]  Saburo Muroga,et al.  Threshold logic and its applications , 1971 .

[14]  Tadashi Shibata,et al.  Clock-controlled neuron-MOS logic gates , 1998 .

[15]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[16]  Said F. Al-Sarawi,et al.  Low depth carry lookahead addition using charge recycling threshold logic , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[17]  Naresh R Shanbhag,et al.  Energy-efficiency in presence of deep submicron noise , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[18]  Karl Goser,et al.  On the design robustness of threshold logic gates using multi-input floating gate MOS transistors , 2000 .

[19]  Said F. Al-Sarawi,et al.  Low power, high speed, charge recycling CMOS threshold logic gate , 2001 .

[20]  Gloria Huertas,et al.  νMOS-based Sorter for Arithmetic Applications , 2000, VLSI Design.

[21]  Maria J. Avedillo,et al.  Low-power CMOS threshold-logic gate , 1995 .

[22]  Ugur Cilingiroglu,et al.  A purely capacitive synaptic matrix for fixed-weight neural networks , 1991 .

[23]  Derek Abbott,et al.  Area efficient, high speed parallel counter circuits using charge recycling threshold logic , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[24]  Derek Abbott,et al.  Compact parallel (m,n) counters based on self-timed threshold logic , 2002 .

[25]  Derek Abbott,et al.  A-DELTA: A 64-bit High Speed, Compact, Hybrid Dynamic-CMOS/Threshold-Logic Adder , 2003, IWANN.