The SpiNNaker Project
暂无分享,去创建一个
Steve B. Furber | Luis A. Plana | Steve Temple | Francesco Galluppi | F. Galluppi | S. Furber | L. Plana | S. Temple
[1] Steve B. Furber,et al. Visualising large-scale neural network models in real-time , 2012, The 2012 International Joint Conference on Neural Networks (IJCNN).
[2] S. Thorpe,et al. Speed of processing in the human visual system , 1996, Nature.
[3] T. Delbruck,et al. > Replace This Line with Your Paper Identification Number (double-click Here to Edit) < 1 , 2022 .
[4] Misha A. Mahowald,et al. An Analog VLSI System for Stereoscopic Vision , 1994 .
[5] Simon W. Moore,et al. Bluehive - A field-programable custom computing machine for extreme-scale real-time neural network simulation , 2012, 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines.
[6] Bernabé Linares-Barranco,et al. A 3.6 $\mu$ s Latency Asynchronous Frame-Free Event-Driven Dynamic-Vision-Sensor , 2011, IEEE Journal of Solid-State Circuits.
[7] Murray Shanahan,et al. Accelerated simulation of spiking neural networks using GPUs , 2010, The 2010 International Joint Conference on Neural Networks (IJCNN).
[8] Steve B. Furber,et al. Real time on-chip implementation of dynamical systems with spiking neurons , 2012, The 2012 International Joint Conference on Neural Networks (IJCNN).
[9] Francesco Galluppi,et al. A forecast-based STDP rule suitable for neuromorphic implementation , 2012, Neural Networks.
[10] J. Kelso,et al. Bidirectional Coupling between Astrocytes and Neurons Mediates Learning and Dynamic Coordination in the Brain: A Multiple Modeling Approach , 2011, PloS one.
[11] Jim D. Garside,et al. SpiNNaker: A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation , 2013, IEEE Journal of Solid-State Circuits.
[12] Tobi Delbrück,et al. A 128$\times$ 128 120 dB 15 $\mu$s Latency Asynchronous Temporal Contrast Vision Sensor , 2008, IEEE Journal of Solid-State Circuits.
[13] Terrence C. Stewart,et al. Python Scripting in the Nengo Simulator , 2008, Front. Neuroinform..
[14] Chris Eliasmith,et al. Neural Engineering: Computation, Representation, and Dynamics in Neurobiological Systems , 2004, IEEE Transactions on Neural Networks.
[15] O. Sporns,et al. Mapping the Structural Core of Human Cerebral Cortex , 2008, PLoS biology.
[16] G. Edelman,et al. Large-scale model of mammalian thalamocortical systems , 2008, Proceedings of the National Academy of Sciences.
[17] Bernabé Linares-Barranco,et al. A Real-Time, Event-Driven Neuromorphic System for Goal-Directed Attentional Selection , 2012, ICONIP.
[18] Alice C. Parker,et al. Challenges for Brain Emulation: Why is it so Difficult? , 2012 .
[19] Andrew S. Cassidy,et al. Design of silicon brains in the nano-CMOS era: Spiking neurons, learning synapses and neural architecture optimization , 2013, Neural Networks.
[20] Rufin van Rullen,et al. Rate Coding Versus Temporal Order Coding: What the Retinal Ganglion Cells Tell the Visual Cortex , 2001, Neural Computation.
[21] Misha Mahowald,et al. A silicon model of early visual processing , 1993, Neural Networks.
[22] Steve B. Furber,et al. Event-Driven Simulation of Arbitrary Spiking Neural Networks on SpiNNaker , 2011, ICONIP.
[23] Ran Ginosar,et al. Scalable network-on-chip architecture for configurable neural networks , 2011, Microprocess. Microsystems.
[24] Andrew S. Cassidy,et al. Building block of a programmable neuromorphic substrate: A digital neurosynaptic core , 2012, The 2012 International Joint Conference on Neural Networks (IJCNN).
[25] Steve B. Furber,et al. Power analysis of large-scale, real-time neural networks on SpiNNaker , 2013, The 2013 International Joint Conference on Neural Networks (IJCNN).
[26] Jim D. Garside,et al. Overview of the SpiNNaker System Architecture , 2013, IEEE Transactions on Computers.
[27] Steve B. Furber,et al. Real-Time Interface Board for Closed-Loop Robotic Tasks on the SpiNNaker Neural Computing System , 2013, ICANN.
[28] Carver Mead,et al. Analog VLSI and neural systems , 1989 .
[29] Trevor Bekolay,et al. A Large-Scale Model of the Functioning Brain , 2012, Science.
[30] Thomas Serre,et al. Robust Object Recognition with Cortex-Like Mechanisms , 2007, IEEE Transactions on Pattern Analysis and Machine Intelligence.
[31] André van Schaik,et al. AER EAR: A Matched Silicon Cochlea Pair With Address Event Representation Interface , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[32] Marc-Oliver Gewaltig,et al. NEST (NEural Simulation Tool) , 2007, Scholarpedia.
[33] Steve B. Furber,et al. Neural Systems Engineering , 2008, Computational Intelligence: A Compendium.
[34] Steve Furber,et al. Power-efficient simulation of detailed cortical microcircuits on SpiNNaker , 2012, Journal of Neuroscience Methods.
[35] Rodrigo Alvarez-Icaza,et al. A Multicast Tree Router for Multichip Neuromorphic Systems , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.
[36] Tobi Delbrück,et al. CAVIAR: A 45k Neuron, 5M Synapse, 12G Connects/s AER Hardware Sensory–Processing– Learning–Actuating System for High-Speed Visual Object Recognition and Tracking , 2009, IEEE Transactions on Neural Networks.
[37] Marc-Oliver Gewaltig,et al. Efficient Parallel Simulation of Large-Scale Neuronal Networks on Clusters of Multiprocessor Computers , 2007, Euro-Par.
[38] Johannes Schemmel,et al. A wafer-scale neuromorphic hardware system for large-scale neural modeling , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[39] Kathie L. Olsen,et al. Neurotech for Neuroscience: Unifying Concepts, Organizing Principles, and Emerging Tools , 2007, The Journal of Neuroscience.
[40] Romain Brette,et al. Neuroinformatics Original Research Article Brian: a Simulator for Spiking Neural Networks in Python , 2022 .
[41] Dharmendra S. Modha,et al. A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).
[42] D. Hubel,et al. Receptive fields, binocular interaction and functional architecture in the cat's visual cortex , 1962, The Journal of physiology.
[43] R. Douglas,et al. A Quantitative Map of the Circuit of Cat Primary Visual Cortex , 2004, The Journal of Neuroscience.
[44] Daniel Matolin,et al. A QVGA 143dB dynamic range asynchronous address-event PWM dynamic image sensor with lossless pixel-level video compression , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[45] Gert Cauwenberghs,et al. Neuromorphic Silicon Neuron Circuits , 2011, Front. Neurosci.
[46] Tetsuya Yagi,et al. An analog VLSI chip emulating sustained and transient response channels of the vertebrate retina , 2003, IEEE Trans. Neural Networks.
[47] Steve B. Furber,et al. A hierachical configuration system for a massively parallel neural hardware platform , 2012, CF '12.
[48] Kwabena Boahen,et al. Point-to-point connectivity between neuromorphic chips using address events , 2000 .
[49] Pierre Yger,et al. PyNN: A Common Interface for Neuronal Network Simulators , 2008, Front. Neuroinform..