Generalized Disjunction Decomposition for Evolvable Hardware

Evolvable hardware (EHW) refers to self-reconfiguration hardware design, where the configuration is under the control of an evolutionary algorithm (EA). One of the main difficulties in using EHW to solve real-world problems is scalability, which limits the size of the circuit that may be evolved. This paper outlines a new type of decomposition strategy for EHW, the "generalized disjunction decomposition" (GDD), which allows the evolution of large circuits. The proposed method has been extensively tested, not only with multipliers and parity bit problems traditionally used in the EHW community, but also with logic circuits taken from the Microelectronics Center of North Carolina (MCNC) benchmark library and randomly generated circuits. In order to achieve statistically relevant results, each analyzed logic circuit has been evolved 100 times, and the average of these results is presented and compared with other EHW techniques. This approach is necessary because of the probabilistic nature of EA; the same logic circuit may not be solved in the same way if tested several times. The proposed method has been examined in an extrinsic EHW system using the (1+lambda) evolution strategy. The results obtained demonstrate that GDD significantly improves the evolution of logic circuits in terms of the number of generations, reduces computational time as it is able to reduce the required time for a single iteration of the EA, and enables the evolution of larger circuits never before evolved. In addition to the proposed method, a short overview of EHW systems together with the most recent applications in electrical circuit design is provided

[1]  Tatiana Kalganova,et al.  Assembling Strategies in Extrinsic Evolvable Hardware with Bidirectional Incremental Evolution , 2003, EuroGP.

[2]  Jim Tørresen,et al.  Implementing evolution of FIR-filters efficiently in an FPGA , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[3]  Mehrdad Salami,et al.  Evolvable hardware at function level , 1997, Proceedings of 1997 IEEE International Conference on Evolutionary Computation (ICEC '97).

[4]  Xian-He Sun,et al.  Scalability of Parallel Algorithm-Machine Combinations , 1994, IEEE Trans. Parallel Distributed Syst..

[5]  Tatiana Kalganova,et al.  On evolution of relatively large combinational logic circuits , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[6]  Jim Tørresen,et al.  A Divide-and-Conquer Approach to Evolvable Hardware , 1998, ICES.

[7]  Sameer H. Al-Sakran,et al.  Cross-domain features of runs of genetic programming used to evolve designs for analog circuits, optical lens systems, controllers, antennas, mechanical systems, and quantum computing circuits , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[8]  John C. Gallagher,et al.  A family of compact genetic algorithms for intrinsic evolvable hardware , 2004, IEEE Transactions on Evolutionary Computation.

[9]  Peter J. Bentley,et al.  Bias and scalability in evolutionary development , 2005, GECCO '05.

[10]  J. Miller.  An empirical study of the efficiency of learning boolean functions using a Cartesian Genetic Programming approach , 1999 .

[11]  Pauline C. Haddow,et al.  Evolution of fault-tolerant and noise-robust digital designs , 2004 .

[12]  Michael O'Neill,et al.  Grammatical Evolution: Evolving Programs for an Arbitrary Language , 1998, EuroGP.

[13]  Lothar Thiele,et al.  Multiobjective genetic programming: reducing bloat using SPEA2 , 2001, Proceedings of the 2001 Congress on Evolutionary Computation (IEEE Cat. No.01TH8546).

[14]  Isamu Kajitani,et al.  Evolvable hardware with genetic learning , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[15]  Julian Francis Miller,et al.  Scalability problems of digital circuit evolution evolvability and efficient designs , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[16]  Julian Francis Miller,et al.  A Developmental Method for Growing Graphs and Circuits , 2003, ICES.

[17]  J. Torresen.  Exploring knowledge schemes for efficient evolution of hardware , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[18]  Lukás Sekanina,et al.  Evolutionary Design of Gate-Level Polymorphic Digital Circuits , 2005, EvoWorkshops.

[19]  Julian Francis Miller,et al.  Principles in the Evolutionary Design of Digital Circuits—Part II , 2000, Genetic Programming and Evolvable Machines.

[20]  Peter J. Bentley,et al.  Development brings scalability to hardware evolution , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[21]  Moshe Sipper,et al.  A new species of hardware , 2000 .

[22]  Kalyanmoy Deb,et al.  A Comparative Analysis of Selection Schemes Used in Genetic Algorithms , 1990, FOGA.

[23]  Johannes Schemmel,et al.  Intrinsic evolution of digital-to-analog converters using a CMOS FPTA chip , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[24]  Tom Lenaerts,et al.  Gene interaction and modularisation in a model for gene-regulated development , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[25]  Michael R. Lowry,et al.  Key Applications for High-Assurance Systems , 1998, Computer.

[26]  Jim Torresen,et al.  Evolving Multiplier Circuits by Training Set and Training Vector Partitioning , 2003, ICES.

[27]  Kenji Toda,et al.  Real-world applications of analog and digital evolvable hardware , 1999, IEEE Trans. Evol. Comput..

[28]  Pauline C. Haddow,et al.  Evolving robust digital designs , 2002, Proceedings 2002 NASA/DoD Conference on Evolvable Hardware.

[29]  Gunnar Tufte,et al.  Prototyping a GA Pipeline for complete hardware evolution , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[30]  Akhilesh Tyagi,et al.  GEEP: a low power genetic algorithm layout system , 1996, Proceedings of the 39th Midwest Symposium on Circuits and Systems.

[31]  Chong-Sun Hwang,et al.  Function optimization using an adaptive crossover operator based on locality , 1997 .

[32]  Vu Duong,et al.  Fault-tolerant approaches based on evolvable hardware and using a reconfigurable electronic devices , 2000, 2000 IEEE International Integrated Reliability Workshop Final Report (Cat. No.00TH8515).

[33]  Tatiana Kalganova,et al.  Evolutionary Algorithms and Theirs Use in the Design of Sequential Logic Circuits , 2004, Genetic Programming and Evolvable Machines.

[34]  Garrison W. Greenwood.  On the practicality of using intrinsic reconfiguration for fault recovery , 2005, IEEE Transactions on Evolutionary Computation.

[35]  Paul J. Layzell,et al.  Explorations in design space: unconventional electronics design through artificial evolution , 1999, IEEE Trans. Evol. Comput..

[36]  Gunnar Tufte,et al.  Bridging the genotype-phenotype mapping for digital FPGAs , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[37]  Per Kristian Lehre,et al.  Evolved digital circuits and genome complexity , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[38]  Tong Heng Lee,et al.  Evolvable Hardware in Evolutionary Robotics , 2004, Auton. Robots.

[39]  Gregory S. Hornby,et al.  An Evolved Antenna for Deployment on NASA's Space Technology 5 Mission , 2004 .

[40]  Gregory S. Hornby,et al.  Evolutionary design of an X-band antenna for NASA's Space Technology 5 mission , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[41]  Inman Harvey,et al.  Unconstrained Evolution and Hard Consequences , 1995, Towards Evolvable Hardware.

[42]  E. Stomeo,et al.  Improving EHW performance introducing a new decomposition strategy , 2004, IEEE Conference on Cybernetics and Intelligent Systems, 2004..

[43]  T. Arslan,et al.  A novel genetic algorithm for the automated design of performance driven digital circuits , 2000, Proceedings of the 2000 Congress on Evolutionary Computation. CEC00 (Cat. No.00TH8512).

[44]  Lawrence J. Fogel,et al.  Artificial Intelligence through Simulated Evolution , 1966 .

[45]  Enrique Alba,et al.  Parallelism and evolutionary algorithms , 2002, IEEE Trans. Evol. Comput..

[46]  Thomas Bäck,et al.  A Survey of Evolution Strategies , 1991, ICGA.

[47]  Lalit M. Patnaik,et al.  Genetic algorithms: a survey , 1994, Computer.

[48]  Adrian Stoica,et al.  Toward evolvable hardware chips: Experiments with a programmable transistor array , 1999, Proceedings of the Seventh International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems.

[49]  Julian Francis Miller,et al.  Towards the automatic design of more efficient digital circuits , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[50]  Katsunori Shimohara,et al.  Development and Evolution of Hardware Behaviors , 1995, Towards Evolvable Hardware.

[51]  A. P. Shanthi,et al.  Evolution of asynchronous sequential circuits , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[52]  Isamu Kajitani,et al.  Hardware Evolution at Function Level , 1996, PPSN.

[53]  P. Nordin.  Genetic Programming III - Darwinian Invention and Problem Solving , 1999 .

[54]  K. Dejong,et al.  An analysis of the behavior of a class of genetic adaptive systems , 1975 .

[55]  David B. Fogel.  What is evolutionary computation , 1995 .

[56]  Sébastien Vérel,et al.  Scuba search: when selection meets innovation , 2004, Proceedings of the 2004 Congress on Evolutionary Computation (IEEE Cat. No.04TH8753).

[57]  Adrian Thompson,et al.  On the Automatic Design of Robust Electronics Through Artificial Evolution , 1998, ICES.

[58]  Lukás Sekanina,et al.  Easily testable image operators: the class of circuits where evolution beats engineers , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[59]  Ricardo Tanscheit,et al.  Evolvability and reconfigurability , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[60]  Mihai Oltean,et al.  Solving even-parity problems using traceless genetic programming , 2004, Proceedings of the 2004 Congress on Evolutionary Computation (IEEE Cat. No.04TH8753).

[61]  M. Vose.  The Simple Genetic Algorithm , 1999 .

[62]  Terence Soule,et al.  Genetic Programming: Theory and Practice , 2003 .

[63]  Jason D. Lohn,et al.  Experiments on evolving software models of analog circuits , 1999, CACM.

[64]  Adrian Stoica,et al.  Fault-tolerant evolvable hardware using field-programmable transistor arrays , 2000, IEEE Trans. Reliab..

[65]  Kwee-Bo Sim,et al.  Genetic programming of process decomposition strategies for evolvable hardware , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[66]  David E. Goldberg,et al.  The compact genetic algorithm , 1999, IEEE Trans. Evol. Comput..

[67]  A. D. Bethke,et al.  Comparison of genetic algorithms and gradient-based optimizers on parallel processors : efficiency of use of processing capacity , 1976 .

[68]  John R. Koza,et al.  Routine high-return human-competitive evolvable hardware , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[69]  Mihai Oltean,et al.  Evolving digital circuits using multi expression programming , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[70]  Adrian Stoica,et al.  Mixtrinsic Evolution , 2000, ICES.

[71]  Julian Francis Miller,et al.  Aspects of Digital Evolution: Evolvability and Architecture , 1998, PPSN.

[72]  Alan D. Christiansen,et al.  Towards automated evolutionary design of combinational circuits , 2000, Comput. Electr. Eng..

[73]  John R. Koza,et al.  Genetic programming - on the programming of computers by means of natural selection , 1993, Complex adaptive systems.

[74]  John R. Koza,et al.  Genetic Programming III: Darwinian Invention & Problem Solving , 1999 .

[75]  Tatiana Kalganova.  An Extrinsic Function-Level Evolvable Hardware Approach , 2000, EuroGP.

[76]  Jim Torresen,et al.  An Evolvable Hardware Tutorial , 2004, FPL.

[77]  Xin Yao,et al.  Promises and challenges of evolvable hardware , 1996, IEEE Trans. Syst. Man Cybern. Part C.

[78]  De-Sheng Chen,et al.  An efficient genetic algorithm for slicing floorplan area optimization , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[79]  David E. Goldberg,et al.  Genetic Algorithms, Tournament Selection, and the Effects of Noise , 1995, Complex Syst..

[80]  Hans-Paul Schwefel,et al.  Numerical Optimization of Computer Models , 1982 .

[81]  Tatiana Kalganova,et al.  Bidirectional incremental evolution in extrinsic evolvable hardware , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[82]  Vu Duong,et al.  Evolutionary configuration of field programmable analog devices , 2003, 2003 IEEE Aerospace Conference Proceedings (Cat. No.03TH8652).

[83]  Julian Francis Miller,et al.  Cartesian genetic programming , 2000, GECCO '10.

[84]  Andy M. Tyrrell,et al.  Evolutionary algorithm for the promotion of evolvable hardware , 2004 .

[85]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[86]  Peter J. Bentley,et al.  On Evolvable Hardware , 2001 .

[87]  D. Xu,et al.  Design of optimal digital filter using a parallel genetic algorithm , 1995 .

[88]  Jim Torresen,et al.  Possibilities and Limitations of Applying Evolvable Hardware to Real-World Applications , 2000, FPL.

[89]  L. Altenberg.  The evolution of evolvability in genetic programming , 1994 .

[90]  Jason D. Lohn,et al.  Automated Analog Circuit Sythesis Using a Linear Representation , 1998, ICES.

[91]  Adrian Stoica,et al.  Progress and challenges in building evolvable devices , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[92]  Jim Tørresen,et al.  Recognizing Speed Limit Sign Numbers by Evolvable Hardware , 2004, PPSN.

[93]  Tatiana Kalganova,et al.  Analysis of Genotype Size for an Evolvable Hardware System , 2007, IEC.

[94]  Krzysztof Koimihki.  Benchmarks for Layout Synthesis - Evolution and Current Status , 1991 .

[95]  Henrik Esbensen,et al.  A genetic algorithm for macro cell placement , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[96]  J. Tørresen,et al.  Increased complexity evolution applied to evolvable hardware , 1999 .

[97]  Adrian Thompson,et al.  An Evolved Circuit, Intrinsic in Silicon, Entwined with Physics , 1996, ICES.

[98]  Delon Levi,et al.  HereBoy: a fast evolutionary algorithm , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[99]  Julian Francis Miller,et al.  Evolution and Acquisition of Modules in Cartesian Genetic Programming , 2004, EuroGP.

[100]  Terrance L. Huntsberger,et al.  Evolutionary computation technologies for the automated design of space systems , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[101]  John H. Holland,et al.  Adaptation in Natural and Artificial Systems: An Introductory Analysis with Applications to Biology, Control, and Artificial Intelligence , 1992 .

[102]  Yang Zhang,et al.  Digital circuit design using intrinsic evolvable hardware , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[103]  Erick Cantú-Paz,et al.  A Survey of Parallel Genetic Algorithms , 2000 .

[104]  Robert J. Davies,et al.  An evolvable antenna platform based on reconfigurable reflectarrays , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[105]  Tatiana Kalganova,et al.  Evolving more efficient digital circuits by allowing circuit layout evolution and multi-objective fitness , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[106]  Biplab K. Sikdar,et al.  Power conscious BIST design for sequential circuits using ghost-FSM , 2003, 2003 Test Symposium.