A Tri-Modal 20-Gbps/Link Differential/DDR3/GDDR5 Memory Interface

This paper describes a tri-modal asymmetric bidirectional differential memory interface that supports data rates of up to 20 Gbps over 3" FR4 PCB channels while achieving power efficiency of 6.1 mW/Gbps at full speed. The interface also accommodates single-ended standard DDR3 and GDDR5 signaling at 1.6-Gbps and 6.4-Gbps operations, respectively, without package change. The compact, low-power and high-speed tri-modal interface is enabled by substantial reuse of the circuit elements among various signaling modes, particularly in the wide-band clock generation and distribution system and the multi-modal driver output stage, as well as the use of fast equalization for post-cursor intersymbol interference (ISI) mitigation. In the high-speed differential mode, the system utilizes a 1-tap transmit equalizer during a WRITE operation to the memory. In contrast, during a memory READ operation, it employs a linear equalizer (LEQ) with 3 dB of peaking as well as a calibrated high-speed 1-tap predictive decision feedback equalizer (prDFE), while no transmitter equalization is assumed for the memory. The prototype tri-modal interface implemented in a 40-nm CMOS process, consists of 16 data links and achieves more than 2.5 × energy-efficient memory transactions at 16 Gbps compared to a previous single-mode generation.

[1]  Jae-Hyung Lee,et al.  A 60nm 6Gb/s/pin GDDR5 Graphics DRAM with Multifaceted Clocking and ISI/SSN-Reduction Techniques , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  E. Alon,et al.  Replica compensated linear regulators for supply-regulated phase-locked loops , 2006, IEEE Journal of Solid-State Circuits.

[3]  M. Horowitz,et al.  Clocking and circuit design for a parallel I/O on a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[4]  Paul R. Gray,et al.  A 10-bit, 20-MS/s, 35-mW pipeline A/D converter , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[5]  Manish Jain,et al.  An output structure for a bi-modal 6.4-Gbps GDDR5 and 2.4-Gbps DDR3 compatible memory interface , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[6]  Ting Wu,et al.  Clocking circuits for a 16Gb/s memory interface , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[7]  Ting Wu,et al.  A 16Gb/s/link, 64GB/s bidirectional asymmetric memory interface cell , 2008, 2008 IEEE Symposium on VLSI Circuits.

[8]  Young-Hyun Jun,et al.  A 40nm 2Gb 7Gb/s/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW , 2011, 2011 IEEE International Solid-State Circuits Conference.

[9]  J.H. Winters,et al.  Techniques for High-Speed Implementation of Nonlinear Cancellation , 1991, IEEE J. Sel. Areas Commun..

[10]  Young-Hyun Jun,et al.  A 5-Gb/s/pin Transceiver for DDR Memory Interface With a Crosstalk Suppression Scheme , 2009, IEEE Journal of Solid-State Circuits.

[11]  A. Amirkhany,et al.  A 12.8-Gb/s/link tri-modal single-ended memory interface for graphics applications , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[12]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[13]  James E. Jaussi,et al.  A 5-to-25Gb/s 1.6-to-3.8mW/(Gb/s) reconfigurable transceiver in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[14]  H. Tamura,et al.  A CMOS multi-channel 10Gb/s transceiver , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[15]  Peter Gregorius,et al.  A 75 nm 7 Gb/s/pin 1 Gb GDDR5 Graphics Memory Device With Bandwidth Improvement Techniques , 2010, IEEE Journal of Solid-State Circuits.

[16]  Yoshiyasu Doi,et al.  A CMOS multi-channel 10-Gb/s Transceiver , 2003 .

[17]  Joong-Ho Kim,et al.  Performance Impact of Simultaneous Switching Output Noise on Graphic Memory Systems , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.

[18]  Ting Wu,et al.  An 8Gb/s/link, 6.5mW/Gb/s memory interface with bimodal request bus , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[19]  J. Zerbe,et al.  A 16-Gb/s differential I/O cell with 380fs RJ in an emulated 40nm DRAM process , 2008, 2008 IEEE Symposium on VLSI Circuits.