A Tri-Modal 20-Gbps/Link Differential/DDR3/GDDR5 Memory Interface
暂无分享,去创建一个
Ting Wu | Manish Jain | Amir Amirkhany | Chintan Thakkar | Keisuke Saito | Ken Chang | Jason Wei | Mohammad Hekmat | Xudong Shi | Kapil Vyas | Norman Chan | Jie Shen | Wendemagegnehu T. Beyene | Charlie Huang | Ralf Schmitt | Kambiz Kaviani | H. Md. Shuaeb Fazeel | Chris J. Madden | Xingchao Yuan | Phuong Le | Catherine Chen | Steve Zhang | T. J. Chin | Bing Ren Chuang | Deborah Dressler | Vijay P. Gadde | Eugene Ho | Mahabaleshwara | Navin K. Mishra | Leneesh Raghavan | Dave Secker | Gundlapalli Shanmukha Srinivas | Chanh Tran | Arun Vaidyanath
[1] Jae-Hyung Lee,et al. A 60nm 6Gb/s/pin GDDR5 Graphics DRAM with Multifaceted Clocking and ISI/SSN-Reduction Techniques , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[2] E. Alon,et al. Replica compensated linear regulators for supply-regulated phase-locked loops , 2006, IEEE Journal of Solid-State Circuits.
[3] M. Horowitz,et al. Clocking and circuit design for a parallel I/O on a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[4] Paul R. Gray,et al. A 10-bit, 20-MS/s, 35-mW pipeline A/D converter , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.
[5] Manish Jain,et al. An output structure for a bi-modal 6.4-Gbps GDDR5 and 2.4-Gbps DDR3 compatible memory interface , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).
[6] Ting Wu,et al. Clocking circuits for a 16Gb/s memory interface , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[7] Ting Wu,et al. A 16Gb/s/link, 64GB/s bidirectional asymmetric memory interface cell , 2008, 2008 IEEE Symposium on VLSI Circuits.
[8] Young-Hyun Jun,et al. A 40nm 2Gb 7Gb/s/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW , 2011, 2011 IEEE International Solid-State Circuits Conference.
[9] J.H. Winters,et al. Techniques for High-Speed Implementation of Nonlinear Cancellation , 1991, IEEE J. Sel. Areas Commun..
[10] Young-Hyun Jun,et al. A 5-Gb/s/pin Transceiver for DDR Memory Interface With a Crosstalk Suppression Scheme , 2009, IEEE Journal of Solid-State Circuits.
[11] A. Amirkhany,et al. A 12.8-Gb/s/link tri-modal single-ended memory interface for graphics applications , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.
[12] J.G. Maneatis,et al. Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[13] James E. Jaussi,et al. A 5-to-25Gb/s 1.6-to-3.8mW/(Gb/s) reconfigurable transceiver in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[14] H. Tamura,et al. A CMOS multi-channel 10Gb/s transceiver , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[15] Peter Gregorius,et al. A 75 nm 7 Gb/s/pin 1 Gb GDDR5 Graphics Memory Device With Bandwidth Improvement Techniques , 2010, IEEE Journal of Solid-State Circuits.
[16] Yoshiyasu Doi,et al. A CMOS multi-channel 10-Gb/s Transceiver , 2003 .
[17] Joong-Ho Kim,et al. Performance Impact of Simultaneous Switching Output Noise on Graphic Memory Systems , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.
[18] Ting Wu,et al. An 8Gb/s/link, 6.5mW/Gb/s memory interface with bimodal request bus , 2009, 2009 IEEE Asian Solid-State Circuits Conference.
[19] J. Zerbe,et al. A 16-Gb/s differential I/O cell with 380fs RJ in an emulated 40nm DRAM process , 2008, 2008 IEEE Symposium on VLSI Circuits.