MDD with Added Null-Value and All-Value Edges
暂无分享,去创建一个
[1] A. Mishchenko. An Introduction to Zero-Suppressed Binary Decision Diagrams , 2001 .
[2] Erik Meineche Schmidt,et al. The Complexity of Equivalence and Containment for Free Single Variable Program Schemes , 1978, ICALP.
[3] Tsutomu Sasao,et al. Ternary decision diagrams. Survey , 1997, Proceedings 1997 27th International Symposium on Multiple- Valued Logic.
[4] Krishna R. Pattipati,et al. A sub-optimal soft decision PDA method for binary quadratic programming , 2001, 2001 IEEE International Conference on Systems, Man and Cybernetics. e-Systems and e-Man for Cybernetics in Cyberspace (Cat.No.01CH37236).
[5] Saburo Muroga,et al. Binary Decision Diagrams , 2000, The VLSI Handbook.
[6] H. Allen Curtis. Generalized Tree Circuit—The Basic Building Block of an Extended Decomposition Theory , 1963, JACM.
[7] Dominik Stoffel,et al. AND/OR reasoning graphs for determining prime implicants in multi-level combinational networks , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.
[8] Robert K. Brayton,et al. Algorithms for discrete function manipulation , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[9] Luca Benini,et al. Decision Diagrams and Pass Transistor Logic Synthesis , 1997 .
[10] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[11] C. M. Files,et al. A Mature Methodology for Implementing Multi-Valued Logic in Silicon , 2008, 38th International Symposium on Multiple Valued Logic (ismvl 2008).
[12] S. McMahon,et al. Fast/sub 14/ Technology: design technology for the automation of multi-gigahertz digital logic , 2004, 2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866).
[13] Rolf Drechsler,et al. Functional decomposition of MVL functions using multi-valued decision diagrams , 1997, Proceedings 1997 27th International Symposium on Multiple- Valued Logic.
[14] Sze-Tsen Hu. ON THE DECOMPOSITION OF SWITCHING FUNCTIONS , 1961 .
[15] R. Brayton,et al. B L F-M V An Interchange Format for Design Verification and Synthesis , 1991 .
[16] Massoud Pedram,et al. OBDD-based function decomposition: algorithms and implementation , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[17] M. K. Suaidi,et al. Ternary decision diagrams , 2002, Student Conference on Research and Development.
[18] Sarma B. K. Vrudhula,et al. BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis , 1993, 30th ACM/IEEE Design Automation Conference.
[20] Marek A. Perkowski,et al. Multi-valued functional decomposition as a machine learning method , 1998, Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138).
[21] Marek A. Perkowski,et al. New multivalued functional decomposition algorithms based on MDDs , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[22] Robert K. Brayton,et al. DAG-aware AIG rewriting: a fresh look at combinational logic synthesis , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[23] H. A. Curtis,et al. A new approach to The design of switching circuits , 1962 .
[24] Giovanni De Micheli,et al. Synthesis and Optimization of Digital Circuits , 1994 .
[25] David Harris,et al. Skew-Tolerant Circuit Design , 2000 .
[26] M. Davio,et al. Optimization of multivalued decision algorithms , 1978, MVL '78.