Memristor based programmable threshold logic array

In this work, we utilized memristors in the realization of power and area efficient programmable threshold gates. Memristors are used as weights at the inputs of the threshold gates. The threshold gates are programmed by changing the memristance to enable implementation of different Boolean functions. A new threshold gate-array architecture is proposed and evaluated for power, area and delay metrics. The CAD setup that was utilized in the evaluation of the aforementioned architecture, can also be used to analyse the performance of emerging computing technologies. The proposed architecture achieves an average power reduction of 75% and area (transistor count) reduction of 75% when compared to look-up-table (LUT) based logic with some delay penalty.

[1]  Stephen J. Wolf,et al.  The elusive memristor: properties of basic electrical circuits , 2008, 0807.3994.

[2]  T. Mizutani,et al.  Functions and applications of monostable-bistable transition logic elements (MOBILE's) having multiple-input terminals , 1994 .

[3]  R. Williams,et al.  How We Found The Missing Memristor , 2008, IEEE Spectrum.

[4]  Ieee Staff.  2011 IEEE/ACM International Symposium on Nanoscale Architectures , 2011 .

[5]  L. Chua.  Memristor-The missing circuit element , 1971 .

[6]  Valeriu Beiu,et al.  VLSI implementations of threshold logic-a comprehensive survey , 2003, IEEE Trans. Neural Networks.

[7]  Esther Rodríguez-Villegas,et al.  Practical low-cost CPL implementations threshold logic functions , 2001, GLSVLSI '01.

[8]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[9]  C. Pacha,et al.  Aspects of systems and circuits for nanoelectronics , 1997, Proc. IEEE.

[10]  K.J. Chen,et al.  Monolithic integration of resonant tunneling diodes and FET's for monostable-bistable transition logic elements (MOBILE's) , 1995, IEEE Electron Device Letters.

[11]  Jeyavijayan Rajendran,et al.  NDR based threshold logic fabric with memristive synapses , 2009, 2009 9th IEEE Conference on Nanotechnology (IEEE-NANO).

[12]  Rui Zhang,et al.  Synthesis and optimization of threshold logic networks with application to nanotechnologies , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[13]  Swarup Bhunia,et al.  A circuit-software co-design approach for improving EDP in reconfigurable frameworks , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[14]  Stamatis Vassiliadis,et al.  Capacitive threshold logic: a designer perspective , 1999, CAS '99 Proceedings. 1999 International Semiconductor Conference (Cat. No.99TH8389).

[15]  Saburo Muroga,et al.  Threshold logic and its applications , 1971 .

[16]  Ali Afzali-Kusha,et al.  Design and Analysis of Two Low-Power SRAM Cell Structures , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Y. Leblebici,et al.  A compact 31-input programmable majority gate based on capacitive threshold logic , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[18]  A. Kepkep,et al.  A fully pipelined programmable real-time (3/spl times/3) image filter based on capacitive threshold-logic gates , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[19]  R. Rosenfeld.  Nature , 2009, Otolaryngology--head and neck surgery : official journal of American Academy of Otolaryngology-Head and Neck Surgery.