A 5.7mW/Gb/s 24-to-240Ω 1.6Gb/s thin-oxide DDR transmitter with 1.9-to-7.6V/ns clock-feathering slew-rate control in 22nm CMOS

The signal integrity (SI) of double data rate (DDR) memory links is affected by signal reflections due to the multi-drop configuration of heavily loaded memory busses. Variable-impedance drivers, on-die termination (ODT), feed-forward equalization (FFE) and slew-rate (SR) control are typically implemented in DDR transmitters to address SI issues. In particular for multi-module, multi-rank configurations where speed throttling must be applied, SR control turns out to be most effective to combat reflections and crosstalk. Slewed signal edges reduce the spectral content above the bit rate frequency, whereas FFE dampens lower frequencies to compensate for channel loss, which may, however, be less of a problem at throttled data rates.

[1]  Thomas Toifl,et al.  A 14Gb/s high-swing thin-oxide device SST TX in 45nm CMOS SOI , 2011, 2011 IEEE International Solid-State Circuits Conference.

[2]  Hyun-Woo Lee,et al.  Multi-Slew-Rate Output Driver and Optimized Impedance-Calibration Circuit for 66nm 3.0Gb/s/pin DRAM Interface , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  S. Cho,et al.  A 1.8 V 700 Mb/s/pin 512 Mb DDR-II SDRAM with on-die termination and off-chip driver calibration , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  Ting Wu,et al.  A 12.8-Gb/s/link Tri-Modal Single-Ended Memory Interface , 2012, IEEE Journal of Solid-State Circuits.