Realizable parasitic reduction for distributed interconnects using matrix pencil technique
暂无分享,去创建一个
Janet Roveda | Omar Hafiz | Xing Wang | Prashant Saxena | Janet Roveda | Prashant Saxena | Xing Wang | O. Hafiz
[1] Michel S. Nakhla,et al. Analysis of interconnect networks using complex frequency hopping (CFH) , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Yehea I. Ismail,et al. Realizable RLCK circuit crunching , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[3] Chung-Kuan Cheng,et al. Realizable parasitic reduction using generalized Y-Δ transformation , 2003, DAC.
[4] E. K. Miller,et al. Model-based parameter estimation in electromagnetics. I. Background and theoretical development , 1998 .
[5] T. Sarkar,et al. Using the matrix pencil method to estimate the parameters of a sum of complex exponentials , 1995 .
[6] Jose E. Schutt-Aine,et al. Efficient transient simulation of high-speed interconnects characterized by sampled data , 1996 .
[7] Ramachandra Achar,et al. Efficient transient simulation of embedded subnetworks characterized by S-parameters in the presence of nonlinear elements , 1998 .
[8] Lawrence T. Pileggi,et al. Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Wendemagegnehu T. Beyene,et al. Efficient transient simulation of high-speed interconnects characterized by sampled data , 1998 .
[10] Roland W. Freund,et al. Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.
[11] Y. Hua,et al. Generalized pencil-of-function method for extracting poles of an EM system from its transient response , 1989 .