A concurrent model for de-synchronization

This paper shows how asynchronous circuits can be derived from optimized synchronous circuits by replacing the clock distribution tree by a handshaking network. A concurrent model for de-synchronization is presented and behavioral properties are proved. A case study shows the applicability of the method and the potential benefits of de-synchronizing synchronous circuits.

[1]  Daniel H. Linder,et al.  Phased Logic Supporting the Synchronous Design Paradigm with Delay-Insensitive Circuitry , 1996, IEEE Trans. Computers.

[2]  Kurt Keutzer,et al.  Reducing the Timing Overhead , 2004 .

[3]  Ran Ginosar,et al.  A doubly-latched asynchronous pipeline , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[4]  Alain J. Martin,et al.  Asynchronous Pulse Logic , 2002 .

[5]  Luciano Lavagno,et al.  Automated synthesis of micro-pipelines from behavioral Verilog HDL , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[6]  Ivan E. Sutherland,et al.  GasP: a minimal FIFO control , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[7]  V. Varshavsky,et al.  Logical timing (global synchronization of asynchronous arrays) , 1995, Proceedings the First Aizu International Symposium on Parallel Algorithms/Architecture Synthesis.

[8]  William J. Dally,et al.  Low-latency plesiochronous data retiming , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.

[9]  Ross Smith,et al.  Asynchronous design using commercial HDL synthesis tools , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[10]  Andrew Bardsley,et al.  Compiling the language Balsa to delay insensitive hardware , 1997 .

[11]  Michael Kishinevsky,et al.  Performance Analysis Based on Timing Simulation , 1994, 31st Design Automation Conference.

[12]  David G. Chinnery,et al.  Closing the Gap Between ASIC and Custom - Tools and Techniques for High-Performance ASIC Design , 2002 .

[13]  Tadao Murata,et al.  Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[14]  Steven M. Nowick,et al.  MOUSETRAP: ultra-high-speed transition-signaling asynchronous pipelines , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[15]  Amir Pnueli,et al.  Marked Directed Graphs , 1971, J. Comput. Syst. Sci..

[16]  Jean-Christophe Le Lann,et al.  POLYCHRONY for System Design , 2003, J. Circuits Syst. Comput..

[17]  Jim D. Garside,et al.  AMULET3: a high-performance self-timed ARM microprocessor , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[18]  Marly Roncken,et al.  The VLSI-programming language Tangram and its translation into handshake circuits , 1991, Proceedings of the European Conference on Design Automation..