Ultra-fast noise immune CMOS threshold logic gates

This paper details a systematic method for significantly improving the noise margins of very fast threshold gates. The method is based on adding nonlinear terms determined from the Boolean form of the threshold function to be implemented. Simulation results support the theoretical claims. Finally, two methods for drastically reducing the dissipated power of such threshold gates down to <50%, and respectively <10% are also suggested.

[1]  Robert C. Minnick,et al.  Linear-Input Logic , 1961, IRE Trans. Electron. Comput..

[2]  Maryhelen Stevenson,et al.  On the Capacity of Threshold Adalines with Limited-Precision Weights , 1996, Neural Computation.

[3]  Vasken Zaven Bohossian,et al.  Neural logic: theory and implementation , 1998 .

[4]  John S. Denker,et al.  Network Generality, Training Required, and Precision Required , 1987, NIPS.

[5]  Evor L. Hines,et al.  Integer-weight neural nets , 1994 .

[6]  Sorin Cotofana,et al.  A versatile threshold logic gate , 1998, 1998 International Semiconductor Conference. CAS'98 Proceedings (Cat. No.98TH8351).

[7]  Victor Varshavsky,et al.  beta-Driven Threshold Elements. , 1998 .

[8]  M. G. Johnson.  A symmetric CMOS NOR gate for high-speed applications , 1988 .

[9]  Alexander Stokman,et al.  Implementation of Threshold Logic , 1998 .

[10]  Valeriu Beiu.  Neural Addition and Fibonacci Numbers , 1999, IWANN.

[11]  Dimitris Anastassiou,et al.  Switched-capacitor neural networks , 1987 .

[12]  Valeriu Beiu,et al.  Digital integrated circuit implementations , 1997 .

[13]  Jenq-Neng Hwang,et al.  Finite Precision Error Analysis of Neural Network Hardware Implementations , 1993, IEEE Trans. Computers.

[14]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[15]  Thomas Kailath,et al.  Depth-Size Tradeoffs for Neural Computation , 1991, IEEE Trans. Computers.

[16]  Gary G. R. Green,et al.  Neural networks, approximation theory, and finite precision computation , 1995, Neural Networks.

[17]  Valeriu Beiu,et al.  On the circuit and VLSI complexity of threshold gate COMPARISON , 1998, Neurocomputing.

[18]  Jenq-Neng Hwang,et al.  Finite precision error analysis of neural network electronic hardware implementations , 1991, IJCNN-91-Seattle International Joint Conference on Neural Networks.

[19]  N. P. Red’kin.  Synthesis of threshold circuits for certain classes of Boolean functions , 1970 .

[20]  Paul Hasler,et al.  Programmable neural logic , 1998, 1997 Proceedings Second Annual IEEE International Conference on Innovative Systems in Silicon.

[21]  Tadahiro Ohmi,et al.  Neuron MOS binary-logic integrated circuits. II. Simplifying techniques of circuit configuration and their practical applications , 1993 .

[22]  Yusuf Leblebici,et al.  A capacitive threshold-logic gate , 1996, IEEE J. Solid State Circuits.

[23]  William H. Kautz,et al.  On the Size of Weights Required for Linear-Input Switching Functions , 1961, IRE Transactions on Electronic Computers.

[24]  Victor Varshavsky.  /spl beta/-driven threshold elements , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[25]  Kenneth C. Smith,et al.  A CMOS binary adder using a quaternary ganged-logic internal node , 1989, Proceedings. The Nineteenth International Symposium on Multiple-Valued Logic.

[26]  Saburo Muroga,et al.  Threshold logic and its applications , 1971 .

[27]  Dan Hammerstrom,et al.  The Connectivity Analysis of Simple Association - or- How Many Connections Do You Need! , 1988 .

[28]  Robert O. Winder,et al.  Threshold logic , 1971, IEEE Spectrum.

[29]  R. Stephenson.  A and V , 1962, The British journal of ophthalmology.

[30]  Victor Varshavsky,et al.  Beta-CMOS Artificial Neuron and Implementability Limits , 1999, IWANN.

[31]  D. Signorini,et al.  Neural networks , 1995, The Lancet.

[32]  Ian Parberry,et al.  Circuit complexity and neural networks , 1994 .

[33]  Chein-Wei Jen,et al.  CMOS threshold gate and networks for order statistic filtering , 1994 .

[34]  Alan Kramer.  Array-based analog computation: principles, advantages and limitations , 1996, Proceedings of Fifth International Conference on Microelectronics for Neural Networks.

[35]  Robert J. Francis,et al.  Ganged CMOS: trading standby power for speed , 1990 .

[36]  N. Rohrer,et al.  Techniques for reduced power and increased speed in dynamic and ratio logic circuits , 1996, Proceedings of the 39th Midwest Symposium on Circuits and Systems.

[37]  Valeriu Beiu,et al.  On the Circuit Complexity of Sigmoid Feedforward Neural Networks , 1996, Neural Networks.

[38]  U. Cilingiroglu.  Capacitive synapses for microelectronic neural networks , 1990, IEEE International Symposium on Circuits and Systems.

[39]  Tadashi Shibata,et al.  Neuron MOS binary-logic integrated circuits. I. Design fundamentals and soft-hardware-logic circuit implementation , 1993 .

[40]  Ugur Cilingiroglu,et al.  A purely capacitive synaptic matrix for fixed-weight neural networks , 1991 .

[41]  Ho-sun Jeong.  Neural network implementation of a binary adder , 1992 .

[42]  Yvon Savaria,et al.  Ratioed voter circuit for testing and fault-tolerance in VLSI processing arrays , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.