High performance and low power design techniques for ASIC and custom in nanometer technologies

Traditionally, synthesized application-specific integrated circuits (ASICs) have been slower and higher power than custom integrated circuits due to a variety of factors. This paper details how this gap has decreased in the past few years. ASICs have adopted higher performance and lower power design techniques with the aid of better CAD tool support. To improve productivity, many full custom designs have migrated to a semi-custom design methodology that is more amenable to the use of standard CAD tools and makes greater use of synthesis.

[1]  Denis Foley,et al.  A Low-Power Integrated x86–64 and Graphics Processor for Mobile Computing Devices , 2012, IEEE Journal of Solid-State Circuits.

[2]  G. Curello,et al.  A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications , 2012, 2012 International Electron Devices Meeting.

[3]  Earl E. Swartzlander,et al.  Keep it straight: teaching placement how to better handle designs with datapaths , 2012, ISPD '12.

[4]  Baosheng Wang,et al.  The scan-DFT features of AMD's next-generation microprocessor core , 2010, 2010 IEEE International Test Conference.

[5]  Borivoje Nikolic,et al.  Energy–Delay Optimization of 64-Bit Carry-Lookahead Adders With a 240 ps 90 nm CMOS Design Example , 2009, IEEE Journal of Solid-State Circuits.

[6]  Jeff Rupley.  "Jaguar" AMD's next generation low power x86 core , 2012, 2012 IEEE Hot Chips 24 Symposium (HCS).

[7]  H. Murakami,et al.  A Design Methodology Realizing an Over GHz Synthesizable Streaming Processing Unit , 2007, 2007 IEEE Symposium on VLSI Circuits.

[8]  Scott A. Mahlke,et al.  Composite Cores: Pushing Heterogeneity Into a Core , 2012, 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture.

[9]  H. Peter Hofstee,et al.  Power efficient processor architecture and the cell processor , 2005, 11th International Symposium on High-Performance Computer Architecture.

[10]  Matthew M. Ziegler,et al.  Network flow based datapath bit slicing , 2013, ISPD '13.

[11]  Teja Singh,et al.  Jaguar: A next-generation low-power x86-64 core , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[12]  Shekhar Borkar.  The Exascale challenge , 2010, Proceedings of 2010 International Symposium on VLSI Design, Automation and Test.

[13]  Brian Jeff.  Advances in big.LITTLE Technology for Power and Energy Savings Improving Energy Efficiency in High-Performance Mobile Platforms , 2012 .

[14]  M. Sebastian.  Application-specific integrated circuits , 1997 .

[15]  Baker Mohammad,et al.  Semi-custom design flow: Leveraging Place and route tools in Custom Circuit design , 2009, 2009 IEEE International Conference on IC Design and Technology.

[16]  David Staepelaere,et al.  Useful-Skew Clock Synthesis Boosts ASIC Performance , 2004 .

[17]  Varghese George,et al.  Power management of the third generation intel core micro architecture formerly codenamed ivy bridge , 2012, 2012 IEEE Hot Chips 24 Symposium (HCS).

[18]  G. Gerosa.  A sub 2W low power IA processor for Mobile Internet Devices in 45nm Hi-K metal gate CMOS , 2009 .

[19]  Allan Hartstein,et al.  Optimum Power/Performance Pipeline Depth , 2003, MICRO.

[20]  Chenming Calvin Hu,et al.  Modern Semiconductor Devices for Integrated Circuits , 2009 .

[21]  Gu-Yeon Wei,et al.  The Fanout-of-4 Inverter Delay Metric , 1998 .

[22]  Michael Butler,et al.  Bulldozer: An Approach to Multithreaded Compute Performance , 2011, IEEE Micro.

[23]  Brad Burgess,et al.  Bobcat: AMD's Low-Power x86 Processor , 2011, IEEE Micro.

[24]  Shenggao Li,et al.  Clock generation for a 32nm server processor with scalable cores , 2011, 2011 IEEE International Solid-State Circuits Conference.

[25]  Stefan Rusu,et al.  A 45nm 8-core enterprise Xeon ® processor , 2009 .

[26]  William J. Dally,et al.  Exploiting Structure and Managing Wires to Increase Density and Performance , 2004 .

[27]  Samuel Naffziger,et al.  Design of the Two-Core x86-64 AMD “Bulldozer” Module in 32 nm SOI CMOS , 2012, IEEE Journal of Solid-State Circuits.

[28]  Yuyun Liao,et al.  Efficient floor-planning methodology for the Jasper Forest SoC on a 45 nanometer process , 2009, 2009 IEEE 8th International Conference on ASIC.

[29]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[30]  Jonathan Chang,et al.  A 45 nm 8-Core Enterprise Xeon¯ Processor , 2010, IEEE J. Solid State Circuits.

[31]  Saurabh Dighe,et al.  An IA-32 processor with a wide voltage operating range in 32nm CMOS , 2012, 2012 IEEE Hot Chips 24 Symposium (HCS).

[32]  Steven M. Burns,et al.  Algorithms for Gate Sizing and Device Parameter Selection for High-Performance Designs , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[33]  Kurt Keutzer,et al.  Closing the Power Gap Between ASIC & Custom , 2007 .

[34]  Belliappa Kuttanna,et al.  A Sub-2 W Low Power IA Processor for Mobile Internet Devices in 45 nm High-k Metal Gate CMOS , 2009, IEEE Journal of Solid-State Circuits.

[35]  S.H. Dhong,et al.  Circuit Design Techniques for a First-Generation Cell Broadband Engine Processor , 2006, IEEE Journal of Solid-State Circuits.

[36]  Kurt Keutzer,et al.  High-Speed Logic, Circuits, Libraries and Layout , 2004 .

[37]  Efraim Rotem,et al.  Power-Management Architecture of the Intel Microarchitecture Code-Named Sandy Bridge , 2012, IEEE Micro.

[38]  Pradip Bose,et al.  Optimizing pipelines for power and performance , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..

[39]  N. Kurd,et al.  Next Generation Intel¯ Core™ Micro-Architecture (Nehalem) Clocking , 2009, IEEE Journal of Solid-State Circuits.

[40]  Yiyu Shi,et al.  FF-bond: multi-bit flip-flop bonding at placement , 2013, ISPD '13.

[41]  David G. Chinnery,et al.  Closing the Gap Between ASIC and Custom - Tools and Techniques for High-Performance ASIC Design , 2002 .

[42]  G. Gerosa,et al.  A sub 2W low power IA Processor for Mobile Internet Devices in 45nm Hi-K metal gate CMOS , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[43]  Samuel Naffziger,et al.  An x86-64 core implemented in 32nm SOI CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).