Current-mode threshold logic gates

In this paper, we present low-power and high-performance logic gates called the current-mode threshold logic (CMTL) gates. Low-power dissipation is achieved by limiting the voltage swing on the interconnects and the internal nodes of the CMTL gates. High-performance is achieved by the use of transistor configurations that sense a small difference in current and set the differential outputs to the correct values. The realization of NAND, NOR, AND, OR logic gates and other logic functions using the CMTL gates is presented. We also present several implementations of CMTL gates and describe the relative advantages and limitations of these implementations. SPICE simulation, results for a 1.5 V 0.18 u CMOS technology are also presented for the different circuit configurations described in the paper.

[1]  Bruce E. Hajek,et al.  On the maximum tolerable noise for reliable computation by formulas , 1991, IEEE Trans. Inf. Theory.

[2]  Kaushik Roy,et al.  Differential Current Switch Logic: A Low Power DCVS Logic Family , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[3]  Kaushik Roy,et al.  Digital CMOS logic operation in the sub-threshold region , 2000, ACM Great Lakes Symposium on VLSI.

[4]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[6]  Saburo Muroga,et al.  Threshold logic and its applications , 1971 .

[7]  S.-L. Lu,et al.  Implementation of iterative networks with CMOS differential logic , 1988 .

[8]  B. Hoefflinger,et al.  Sample-set differential logic (SSDL) for complex high-speed VLSI , 1986 .

[9]  Naresh R Shanbhag,et al.  Energy-efficiency in presence of deep submicron noise , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[10]  Christopher M. Durham,et al.  High Speed CMOS Design Styles , 1998 .