Logic Synthesis with AND and OR Gates in Multi-levels

[1]  Janusz Rajski,et al.  Testability preserving transformations in multi-level logic synthesis , 1990, Proceedings. International Test Conference 1990.

[2]  Giovanni De Micheli,et al.  Design Systems for VLSI Circuits , 1987 .