An FPGA based parameterisable system for discrete Hartley transforms implementation

Discrete Hartley transforms (DHTs) are very important in many types of applications including image enhancement, acoustics, optics, telecommunications and speech signal processing. Two novel architectures for computing DHTs using both systolic architecture and distributed arithmetic design methodologies are presented in this paper. The first approach uses the modified Booth-encoder-Wallace trees multiplication (MBWM) algorithm for a systolic architecture implementation. The second approach is based on distributed arithmetic ROM and accumulator structure. Implementations of the algorithms on a Xilinx FPGA board are described. Distributed arithmetic approach exhibits better performances when compared with the systolic architecture approach.

[1]  Chaitali Chakrabarti,et al.  Systolic Architectures for the Computation of the Discrete Hartley and the Discrete Cosine Transforms Based on Prime Factor Decomposition , 1990, IEEE Trans. Computers.

[2]  Francesco Piazza,et al.  A systolic circuit for fast Hartley transform , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[3]  Abbes Amira,et al.  An FPGA based parameterizable system for matrix product implementation , 2002, IEEE Workshop on Signal Processing Systems.

[4]  Abbes Amira,et al.  A high throughput FPGA implementation of a bit-level matrix product , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[5]  Oussama Khatib,et al.  The explicit dynamic model and inertial parameters of the PUMA 560 arm , 1986, Proceedings. 1986 IEEE International Conference on Robotics and Automation.

[6]  Long-Wen Chang,et al.  A bit level systolic array for Walsh-Hadamard transforms , 1993, Signal Process..

[7]  Abbes Amira,et al.  Accelerating Matrix Product on Reconfigurable Hardware for Signal Processing , 2001, FPL.

[8]  M. Hamerlain,et al.  Mapping full‐systolic arrays for matrix product on XILINX's XC4000(E,EX) FPGAs , 2002 .

[9]  Jong-Chuang Tsay,et al.  Design of Efficient Regular Arrays for Matrix Multiplication by Two-Step Regularization , 1995, IEEE Trans. Parallel Distributed Syst..

[10]  P. Yang,et al.  Prime factor decomposition of the discrete cosine transform and its hardware realization , 1985, ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[11]  S. S. Nayak,et al.  High throughput VLSI implementation of discrete orthogonal transforms using bit-level vector-matrix multiplier , 1999 .