Automation of IC layout with analog constraints

A methodology for the automatic synthesis of full-custom IC layout with analog constraints is presented. The methodology guarantees that all performance constraints are met when feasible, or otherwise, infeasibility is detected as soon as possible, thus providing a robust and efficient design environment. In the proposed approach, performance specifications are translated into lower-level bounds on parasitics or geometric parameters, using sensitivity analysis. Bounds can be used by a set of specialized layout tools performing stack generation, placement, routing, and compaction. For each tool, a detailed description is provided of its functionality, of the way constraints are mapped and enforced, and of its impact on the design flow. Examples drawn from industrial applications are reported to illustrate the effectiveness of the approach.

[1]  Yasuhiro Kobayashi,et al.  LADIES: an automatic layout system for analog LSI's , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[2]  Umakanta Choudhury,et al.  USE OF PERFORMANCE SENSITlVITIES IN ROUTING OF ANALOG CIRCUITS , 1990 .

[3]  P.R. Gray,et al.  OPASYN: a compiler for CMOS operational amplifiers , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  홍성관.  PERFORMANCE DRIVEN ANALOG LAYOUT COMPILER , 1995 .

[5]  Alberto L. Sangiovanni-Vincentelli,et al.  Constraint-based channel routing for analog and mixed analog/digital circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[6]  Davide Pandini,et al.  Optimum CMOS stack generation with analog constraints , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Saburo Muroga,et al.  VLSI system design , 1982 .

[8]  Hidetoshi Onodera,et al.  Operational-amplifier compilation with performance optimization , 1990 .

[9]  Rob A. Rutenbar,et al.  OASYS: a framework for analog circuit synthesis , 1989, Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,.

[10]  E. Charbon,et al.  Top-down, constraint-driven design methodology based generation of n-bit interpolative current source D/A converters , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[11]  Alberto L. Sangiovanni-Vincentelli,et al.  Constraint generation for routing analog circuits , 1991, DAC '90.

[12]  Rob A. Rutenbar,et al.  Latchup-aware placement and parasitic-bounded routing of custom analog cells , 1993, ICCAD '93.

[13]  Alberto L. Sangiovanni-Vincentelli,et al.  DELIGHT.SPICE: an optimization-based system for the design of integrated circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  P. E. Allen,et al.  Performance driven analog layout compiler , 1990, IEEE International Symposium on Circuits and Systems.

[15]  Fathey M. El-Turky,et al.  BLADES: an artificial intelligence approach to analog circuit design , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[17]  E. Charbon,et al.  Generalized constraint generation for analog circuit design , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[18]  Y. Therasse,et al.  A Switched-capacitor Filter Compiler , 1987 .

[19]  E. Charbon,et al.  Performance-driven compaction for analog integrated circuits , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[20]  Maher Kayal,et al.  SALIM: a layout generation tool for analog ICs , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[21]  Alberto L. Sangiovanni-Vincentelli,et al.  A routing methodology for analog integrated circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[22]  Rob A. Rutenbar,et al.  KOAN/ANAGRAM II: new tools for device-level analog placement and routing , 1991 .

[23]  R. S. Gyurcsik,et al.  A generalized approach to routing mixing analog and digital signal nets in a channel , 1989 .

[24]  Alberto L. Sangiovanni-Vincentelli,et al.  CADICS-cyclic analog-to-digital converter synthesis , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[25]  A. Sangiovanni-Vincentelli,et al.  Use of performance sensitivities in routing analog circuits , 1990, IEEE International Symposium on Circuits and Systems.

[26]  P. Gubian,et al.  Applying a submicron mismatch model to practical IC design , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[27]  E. Charbon,et al.  A Constraint-driven Placement Methodology For Analog Integrated Circuits , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[28]  J. Assael,et al.  A switched capacitor filter silicon compiler , 1987, 1987 Symposium on VLSI Circuits.

[29]  Takao Kaneko,et al.  A routing system for mixed A/D standard cell LSI's , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[30]  Alberto L. Sangiovanni-Vincentelli,et al.  An efficient methodology for symbolic compaction of analog ICs with multiple symmetry constraints , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[31]  S. W. Mehranfar.  A technology-independent approach to custom analog cell generation , 1991 .

[32]  Costas J. Spanos,et al.  DORIC: design of optimal and robust integrated circuits , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[33]  Edoardo Charbon,et al.  A Top-down, Constraint-Driven Design Methodology for Analog Integrated Circuits , 1993 .

[34]  J. Litsios,et al.  ILAC: an automated layout tool for analog CMOS circuits , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[35]  A. Sangiovanni-Vincentelli,et al.  An analytical-model generator for interconnect capacitances , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[36]  C. Meixenberger,et al.  Towards an analog system design environment , 1989 .

[37]  R.S. Gyurcsik,et al.  Use of performance sensitivities in analog cell layout , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[38]  R. Rohrer.  The Generalized Adjoint Network and Network Sensitivities , 1969 .

[39]  Alberto L. Sangiovanni-Vincentelli,et al.  Simultaneous Placement and Module Optimization of Analog IC's , 1994, 31st Design Automation Conference.

[40]  T. Ohtsuki,et al.  Layout design and verification , 1986 .

[41]  K. Wawryn.  A framework for analog circuit synthesis based on formal language representation , 1994 .

[42]  Hidetoshi Onodera,et al.  An efficient algorithm for layout compaction problem with symmetry constraints , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[43]  Gary W. Clow.  A Global Routing Algorithm for General Cells , 1984, 21st Design Automation Conference Proceedings.

[44]  T. J. Schmerbeck,et al.  A CMOS-based analog standard cell product family , 1989 .

[45]  Janez Trontelj,et al.  High-performance designs with CMOS analog standard cells , 1986 .

[46]  Marce Eleccion,et al.  A/D and D/A converters , 1972, IEEE Spectrum.

[47]  Alberto L. Sangiovanni-Vincentelli,et al.  Symbolic compaction with analogue constraints , 1995, Int. J. Circuit Theory Appl..

[48]  Alberto L. Sangiovanni-Vincentelli,et al.  Area routing for analog layout , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..