A Balanced Capacitive Threshold-Logic Gate

In this paper a new threshold gate is proposed. Its main characteristics are high fan-in (128-inputs), low delay time (8.35 ns), low power consumption (<400 μW) and optimal implementation of any threshold function. The gate can evaluate multiple input vectors in the same evaluation phase with only one clock signal. Synchronous (pipe-line) and asynchronous operations are possible, which makes it very suitable to implement logic designs with reduced depth. HSPICE simulations and simulation with files extracted from a layout in 0.6 μm double-poly CMOS technology are presented, showing the validity of the proposed gate.

[1]  Yusuf Leblebici,et al.  A compact high-speed (31,5) parallel counter circuit based on capacitive threshold-logic gates , 1996 .

[2]  G. Temes,et al.  Random errors in MOS capacitors , 1982 .

[3]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[4]  J. C. Tejero,et al.  A threshold logic gate based on clocked coupled inverters , 1998 .

[5]  Yusuf Leblebici,et al.  Realization of a programmable rank-order filter architecture using capacitive threshold logic gates , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[6]  Robert J. Francis,et al.  Ganged CMOS: trading standby power for speed , 1990 .

[7]  S. L. Hurst,et al.  An introduction to threshold logic: a survey of present theory and practice , 1969 .

[8]  José Fernández Ramos,et al.  Two Operand Binary Adders with Threshold Logic , 1999, IEEE Trans. Computers.

[9]  A. L. Larson.  A TTL compatible threshold gate , 1973 .

[10]  F. Krummenacher.  High voltage gain CMOS OTA for micropower SC filters , 1981 .

[11]  Saburo Muroga,et al.  Threshold logic and its applications , 1971 .

[12]  Yusuf Leblebici,et al.  A capacitive threshold-logic gate , 1996, IEEE J. Solid State Circuits.

[13]  Yusuf Leblebici,et al.  A novel analog-digital flash converter architecture based on capacitive threshold gates , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[14]  A. Kepkep,et al.  A Compact Parallel (31,5)-Counter Circuit Based on Capacitive Threshold-Logic Gates , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[15]  Maria J. Avedillo,et al.  Low-power CMOS threshold-logic gate , 1995 .