eLDPC: An Efficient LDPC Coding Scheme for Phase-Change Memory
暂无分享,去创建一个
Fei Wu | Meng Zhang | Qin Yu | Neidong Fu | Changsheng Xie
[1] Fei Wu,et al. Exploiting Resistance Drift Characteristics to Improve Reliability of LDPC-Assisted Phase-Change Memory , 2021, IEEE Transactions on Device and Materials Reliability.
[2] Taehyun Kwon,et al. Reliability Enhanced Heterogeneous Phase Change Memory Architecture for Performance and Energy Efficiency , 2021, IEEE Transactions on Computers.
[3] B. Liu,et al. Multi-level phase-change memory with ultralow power consumption and resistance drift. , 2021, Science bulletin.
[4] A. Kulandai,et al. Content-Aware Reduction of Bit Flips in Phase Change Memory , 2020, IEEE Letters of the Computer Society.
[5] Nagarajan Kandasamy,et al. Improving phase change memory performance with data content aware access , 2020, ISMM.
[6] Jiguang Wan,et al. Using Error Modes Aware LDPC to Improve Decoding Performance of 3-D TLC NAND Flash , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] Chun Jason Xue,et al. Exploiting Asymmetric Errors for LDPC Decoding Optimization on 3D NAND Flash Memory , 2020, IEEE Transactions on Computers.
[8] Youngsoo Shin,et al. Endurance Enhancement of Multi-Level Cell Phase Change Memory , 2019, 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[9] C. Xie,et al. SCORE: A Novel Scheme to Efficiently Cache Overlong ECCs in NAND Flash Memory , 2019, ACM Trans. Archit. Code Optim..
[10] Megumi Ito,et al. Lightweight Refresh Method for PCM-based Neuromorphic Circuits , 2018, 2018 IEEE 18th International Conference on Nanotechnology (IEEE-NANO).
[11] Hong Jiang,et al. EDC: Improving the Performance and Space Efficiency of Flash-Based Storage Systems with Elastic Data Compression , 2018, IEEE Transactions on Parallel and Distributed Systems.
[12] Thomas P. Parnell,et al. Drift-Invariant Detection for Multilevel Phase-Change Memory , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).
[13] Muhammad Imran,et al. Heterogeneous PCM array architecture for reliability, performance and lifetime enhancement , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[14] Hamid Sarbazi-Azad,et al. Improving MLC PCM Performance through Relaxed Write and Read for Intermediate Resistance Levels , 2018, ACM Trans. Archit. Code Optim..
[15] Fei Wu,et al. Lifetime adaptive ECC in NAND flash page management , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.
[16] Jun Yang,et al. ReadDuo: Constructing Reliable MLC Phase Change Memory through Fast and Robust Readout , 2016, 2016 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN).
[17] Chung Lam,et al. 7.3 A resistance-drift compensation scheme to reduce MLC PCM raw BER by over 100× for storage-class memory applications , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[18] Thomas Parnell,et al. Phase Change Memory Reliability: A Signal Processing and Coding Perspective , 2015, IEEE Transactions on Magnetics.
[19] Haralampos Pozidis,et al. A collective relaxation model for resistance drift in phase change memory cells , 2015, 2015 IEEE International Reliability Physics Symposium.
[20] Onur Mutlu,et al. Efficient Data Mapping and Buffering Techniques for Multilevel Cell Phase-Change Memories , 2014, ACM Trans. Archit. Code Optim..
[21] Mohammad Arjomand,et al. A Reliable 3D MLC PCM Architecture with Resistance Drift Predictor , 2014, 2014 44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks.
[22] Wonyong Sung,et al. A high-speed layered min-sum LDPC decoder for error correction of NAND Flash memories , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).
[23] Wei Xu,et al. A Time-Aware Fault Tolerance Scheme to Improve Reliability of Multilevel Phase-Change Memory in the Presence of Significant Resistance Drift , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[24] Darrell D. E. Long,et al. Optimizing Systems for Byte-Addressable NVM by Reducing Bit Flipping , 2019, FAST.
[25] Chaitali Chakrabarti,et al. Cost-Effective Design Solutions for Enhancing PRAM Reliability and Performance , 2017, IEEE Transactions on Multi-Scale Computing Systems.