On the design of robust multiple fault testable CMOS combinational logic circuits

Tests that detect modeled faults independent of the delays in the circuit under test are called robust tests. An integrated approach to the design of combinational logic circuits in which all single stuck-open faults and path delay faults are detectable by robust tests was presented by the authors earlier. It is shown that the earlier design actually results in circuits in which all multiple stuck-at and stuck-open and multipath delay faults are robustly testable. The tests to detect such faults are presented. >

[1]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[2]  Yves Crouzet,et al.  Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.

[3]  Yacoub M. El-Ziq,et al.  Functional-Level Test Generation for Stuck-Open Faults in CMOS VLSI , 1981, ITC.

[4]  Saburo Muroga,et al.  VLSI system design , 1982 .

[5]  Sudhakar M. Reddy,et al.  On Testable Design for CMOS Logic Circuits , 1983, International Test Conference.

[6]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[7]  Niraj K. Jha,et al.  Design of Testable CMOS Logic Circuits Under Arbitrary Delays , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Sudhakar M. Reddy,et al.  Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits , 1986, IEEE Transactions on Computers.

[9]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Sudhakar M. Reddy,et al.  Fault Detection and Design For Testability of CMOS Logic Circuits , 1988 .

[11]  Niraj K. Jha.  Multiple Stuck-Open Fault Detection in CMOS Logic Circuits , 1988, IEEE Trans. Computers.

[12]  Jacob Savir,et al.  Random Pattern Testability of Delay Faults , 1988, IEEE Trans. Computers.

[13]  Sudhakar M. Reddy,et al.  On the design of robust testable CMOS combinational logic circuits , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.