A BDD-Based Design of an Area-Power Efficient Asynchronous Adder

Asynchronous system design in recent years has reemerged as an important vehicle in the field of high performance, low power and secure computing. On the other hand Binary Decision Diagrams (BDDs) have found significant applications for many years in the design, synthesis, verification, and testing of VLSI circuits. In this paper we have presented the design of a hybrid Domino PTL-CMOS based 2-bit asynchronous adder, the PTL part of which is designed using the principles of BDD. The designed asynchronous adder has been implemented for 32-bit and the simulation results indicate a reduction of 16% in number of transistors, 8% in power and 21% in power-delay-area-product over earlier reported results without any compromise in the delay. The implementation has been done using UMC 180nm, 1.5V technology.

[1]  Jens Sparsø,et al.  Asynchronous circuit design - A tutorial , 2001 .

[2]  Alain J. Martin Asynchronous datapaths and the design of an asynchronous adder , 1992, Formal Methods Syst. Des..

[3]  Saburo Muroga,et al.  Binary Decision Diagrams , 2000, The VLSI Handbook.

[4]  Kenneth W. Martin,et al.  Digital Integrated Circuit Design , 1999 .

[5]  Adnan Aziz,et al.  Area-oriented synthesis for pass-transistor logic , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[6]  Kwen-Siong Chong,et al.  Low-voltage asynchronous adders for low power and high speed applications , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  Khalid Khanfar Design and Analysis of Asynchronous Adders , 1991 .

[8]  Ran Ginosar,et al.  Minimal Energy Asynchronous Dynamic Adders , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Mi Lu Arithmetic and logic in computer systems , 2004 .

[10]  George S. Taylor,et al.  Security Evaluation of Asynchronous Circuits , 2003, CHES.

[11]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[12]  Mi Lu Arithmetic and Logic in Computer Systems: Lu/Arithmetic and Logic in Computer Systems , 2005 .