Transistor permutation for better transistor chaining
暂无分享,去创建一个
[1] David G. Chinnery,et al. Closing the Gap Between ASIC and Custom - Tools and Techniques for High-Performance ASIC Design , 2002 .
[2] Takao Uehara,et al. Optimal Layout of CMOS Functional Arrays , 1978, 16th Design Automation Conference.
[3] C. Y. Roger Chen,et al. A new layout optimization methodology for CMOS complex gates , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[4] Yu-Chin Hsu,et al. A fast transistor-chaining algorithm for CMOS cell layout , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] John P. Hayes,et al. Layout optimization of static CMOS functional cells , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..