On computing addition related arithmetic operations via controlled transport of charge

We investigate the implementation of basic arithmetic functions, such as addition and multiplication, in single electron tunneling (SET) technology. First, we describe the SET equivalents of Boolean CMOS gates and threshold logic gates. Second, we propose a set of building blocks, which can be utilized for a novel design style, namely arithmetic operations performed by direct manipulation of the location of individual electrons within the system. Using this new set of building blocks, we propose several novel approaches for computing addition related arithmetic operations via the controlled transport of charge (individual electrons). In particular, we prove the following: n-bit addition can be implemented with a depth-2 network built with O(n) circuit elements; n-input parity can be computed with a depth-2 network constructed with O(n) circuit elements and the same applies for n/logn counters; multiple operand addition of m n-bit operands can be implemented with a depth-2 network using O(mn) circuit elements; and finally n-bit multiplication can be implemented with a depth-3 network built with O(n) circuit elements.

[1]  Stamatis Vassiliadis,et al.  A linear threshold gate implementation in single electron technology , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[2]  John R. Tucker,et al.  Complementary digital logic based on the ``Coulomb blockade'' , 1992 .

[3]  Sorin Cotofana,et al.  Achieving fanout capabilities in single electron encoded logic networks , 2001, 2001 6th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.01EX443).

[4]  H. Wong,et al.  CMOS scaling into the nanometer regime , 1997, Proc. IEEE.

[5]  Stamatis Vassiliadis,et al.  Digital to analog conversion performed in single electron technology , 2001, Proceedings of the 2001 1st IEEE Conference on Nanotechnology. IEEE-NANO 2001 (Cat. No.01EX516).

[6]  Saburo Muroga,et al.  Threshold logic and its applications , 1971 .

[7]  Stamatis Vassiliadis,et al.  Static buffered SET based logic gates , 2002, Proceedings of the 2nd IEEE Conference on Nanotechnology.

[8]  M. J. Goossens.  Analog neural networks in single-electron tunneling technology , 1998 .

[9]  Yasuo Takahashi,et al.  Fabrication method for IC-oriented Si single-electron transistors , 2000 .

[10]  K. Likharev.  Correlated discrete transfer of single electrons in ultrasmall tunnel junctions , 1988 .

[11]  Kenji Taniguchi,et al.  Asymmetric Single Electron Turnstile and Its Electronic Circuit Applications , 1998 .

[12]  Michel Devoret,et al.  Frequency-locked turnstile device for single electrons , 1990 .

[13]  Konstantin K. Likharev,et al.  Single-electron devices and their applications , 1999, Proc. IEEE.