Delay optimization of combinational logic circuits by clustering and partial collapsing
暂无分享,去创建一个
[1] Eugene L. Lawler,et al. Module Clustering to Minimize Delay in Digital Networks , 1969, IEEE Transactions on Computers.
[2] Martin Charles Golumbic. Combinatorial Merging , 1976, IEEE Transactions on Computers.
[3] Robert K. Brayton,et al. MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] Robert K. Brayton,et al. Timing optimization of combinational logic , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[5] Andrea S. LaPaugh,et al. Efficient techniques for timing correction , 1990, IEEE International Symposium on Circuits and Systems.
[6] Robert K. Brayton,et al. Performance-oriented technology mapping , 1990 .
[7] J. Rajski,et al. A method for concurrent decomposition and factorization of Boolean expressions , 1990, ICCAD 1990.
[8] David E. Wallace,et al. High-level delay estimation for technology-independent logic equations , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[9] Robert K. Brayton,et al. Extracting local don't cares for network optimization , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[10] Saburo Muroga,et al. Timing optimization for multi-level combinational networks , 1990, DAC '90.
[11] John P. Fishburn. A depth-decreasing heuristic for combinational logic: or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between , 1991, DAC '90.
[12] Ivan E. Sutherland,et al. Logical effort: designing for speed on the back of an envelope , 1991 .