FPGA based optimized SHA-3 finalist in reconfigurable hardware

A hash function is well-defined procedure to convert large, uncertain long message into fixed small integers. Secure Hash Algorithm (SHA) is an one-way message digest algorithm which is usually used in cryptographic applications such as authentication, digital signature and data integrity. In this paper, we proposed the reconfigurable structure for SHA-3 finalist BLAKE, Gr⊘stl, JH, Keccak and Skein, separately. The proposed reconfigurable Gr⊘stl, JH and Keccak could support different digested sizes. And Skein and BLAKE optimized three different modes using one single hardware core. The experimental results showed that our proposed structure could support different parameters of SHA-3 finalist with comparable performance among the existing works when ported to Xilinx Virtex-5 FPGA platform.

[1]  P. Schaumont,et al.  How Can We Conduct " Fair and Consistent " Hardware Evaluation for SHA-3 Candidate ? , 2010 .

[2]  Palash Sarkar,et al.  New Local Collisions for the SHA-2 Hash Family , 2007, IACR Cryptol. ePrint Arch..

[3]  William P. Marnane,et al.  FPGA Implementations of the Round Two SHA-3 Candidates , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[4]  Willi Meier,et al.  SHA-3 proposal BLAKE , 2009 .

[5]  James H. Burrows,et al.  Secure Hash Standard , 1995 .

[6]  Stefan Lucks,et al.  The Skein Hash Function Family , 2009 .

[7]  Eli Biham,et al.  A Framework for Iterative Hash Functions - HAIFA , 2007, IACR Cryptol. ePrint Arch..

[8]  Kazuo Ohta,et al.  Evaluation of Hardware Performance for the SHA-3 Candidates Using SASEBO-GII , 2010, IACR Cryptol. ePrint Arch..

[9]  G. V. Assche,et al.  Sponge Functions , 2007 .

[10]  Xiaoyun Wang,et al.  How to Break MD5 and Other Hash Functions , 2005, EUROCRYPT.

[11]  Xiaoyun Wang,et al.  Finding Collisions in the Full SHA-1 , 2005, CRYPTO.

[12]  Kris Gaj,et al.  Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs , 2010, CHES.

[13]  Guido Bertoni,et al.  Keccak sponge function family main document , 2009 .

[14]  Quynh H. Dang,et al.  Secure Hash Standard | NIST , 2015 .

[15]  Stefan Tillich Hardware Implementation of the SHA-3 Candidate Skein , 2009, IACR Cryptol. ePrint Arch..

[16]  Willi Meier,et al.  The Hash Function Family LAKE , 2008, FSE.

[17]  Steffen Reith,et al.  On Optimized FPGA Implementations of the SHA-3 Candidate Groestl , 2009, IACR Cryptol. ePrint Arch..

[18]  Martin Feldhofer,et al.  High-Speed Hardware Implementations of BLAKE, Blue Midnight Wish, CubeHash, ECHO, Fugue, Gröstl, Hamsi, JH, Keccak, Luffa, Shabal, SHAvite-3, SIMD, and Skein , 2009, IACR Cryptol. ePrint Arch..

[19]  Florian Mendel,et al.  Symmetric Cryptography , 2009 .

[20]  Antoine Joux,et al.  Differential Collisions in SHA-0 , 1998, CRYPTO.