An evolvable hardware FPGA for adaptive hardware

Can we realise the opportunities that lie in design by evolution by using traditional technologies or are there better technologies which will allow us to fully realise the potential inherent in evolvable hardware? The authors consider the characteristics of evolvable hardware, especially for adaptive design, and discuss the demands that these characteristics place on the underlying technology. They suggest a potential alternative to today's FPGA technology. The proposed architecture is particularly focused at reducing the genotype required for a given design by reducing the configuration data required for unused routing resources and allowing partial configuration down to a single CLB. In addition, to support adaptive hardware, self-reconfiguration is enabled.

[1]  Hugo de Garis,et al.  CAM-BRAIN: The Evolutionary Engineering of a Billion Neuron Artificial Brain by 2001 Which Grows/Evolves at Electronic Speeds Inside a Cellular Automata Machine (CAM) , 1995, Towards Evolvable Hardware.

[2]  John R. Koza,et al.  Automated synthesis of analog electrical circuits by means of genetic programming , 1997, IEEE Trans. Evol. Comput..

[3]  Marco Tomassini,et al.  The firefly machine: online evolware , 1997, Proceedings of 1997 IEEE International Conference on Evolutionary Computation (ICEC '97).

[4]  Inman Harvey,et al.  Unconstrained Evolution and Hard Consequences , 1995, Towards Evolvable Hardware.

[5]  Gunnar Tufte,et al.  Prototyping a GA Pipeline for complete hardware evolution , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[6]  Nicholas J. Macias,et al.  The PIG paradigm: the design and use of a massively parallel fine grained self-reconfigurable infinitely scalable architecture , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[7]  P. K. Chawdhry,et al.  Soft Computing in Engineering Design and Manufacturing , 1998, Springer London.

[8]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[9]  Hiroaki Kitano,et al.  Massively Parallel Artificial Intelligence , 1991, IJCAI.

[10]  Paul J. Layzell,et al.  Explorations in design space: unconventional electronics design through artificial evolution , 1999, IEEE Trans. Evol. Comput..

[11]  Paul J. Layzell,et al.  A New Research Tool for Intrinsic Hardware Evolution , 1998, ICES.

[12]  Charles E. Taylor.  Adaptation in Natural and Artificial Systems: An Introductory Analysis with Applications to Biology, Control, and Artificial Intelligence. Complex Adaptive Systems.John H. Holland , 1994 .

[13]  Adrian Thompson,et al.  Hardware evolution - automatic design of electronic circuits in reconfigurable hardware by artificial evolution , 1999, CPHC/BCS distinguished dissertations.

[14]  Adrian Stoica,et al.  Mixtrinsic Evolution , 2000, ICES.

[15]  Alex S. Fukunaga,et al.  Evolvable Hardware for Space Applications , 1998, ICES.

[16]  Hugo de Garis,et al.  CAM-BRAIN Growing an Artificial Brain with a Million Neural Net Modules Inside a Trillion Cell Cellular Automata Machine , 1994 .

[17]  Alister Hamilton,et al.  Palmo: Field Programmable Analogue and Mixed-Signal VLSI for Evolvable Hardware , 1998, ICES.

[18]  Stuart J. Flockton,et al.  Intrinsic Circuit Evolution Using Programmable Analogue Arrays , 1998, ICES.

[19]  Raoul Tawel,et al.  Evolutionary experiments with a fine-grained reconfigurable architecture for analog and digital CMOS circuits , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[20]  Marley M. B. R. Vellasco,et al.  Artificial evolution of active filters: a case study , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[21]  Neal R. Harvey,et al.  Everything on the Chip: A Hardware-Based Self-Contained Spatially-Structured Genetic Algorithm for Signal Processing , 2000, ICES.

[22]  Adrian Thompson,et al.  An Evolved Circuit, Intrinsic in Silicon, Entwined with Physics , 1996, ICES.

[23]  Adrian Thompson,et al.  Evolving Electronic Robot Controller that Exploit Hardware Resources , 1995, ECAL.

[24]  Masaya Iwata,et al.  Analogue EHW Chip for Intermediate Frequency Filters , 1998, ICES.

[25]  André DeHon,et al.  MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[26]  Xin Yao,et al.  The GRD Chip: Genetic Reconfiguration of DSPs for Neural Network Processing , 1999, IEEE Trans. Computers.

[27]  Julian F. Miller,et al.  Evolving Digital Logic Circuits on Xilinx 6000 Family FPGAs , 1998 .

[28]  N. J. Macias,et al.  Ring around the PIG: a parallel GA with only local interactions coupled with a self-reconfigurable hardware platform to implement an O(1) evolutionary cycle for evolvable hardware , 1999, Proceedings of the 1999 Congress on Evolutionary Computation-CEC99 (Cat. No. 99TH8406).

[29]  Marley M. B. R. Vellasco,et al.  Evolvable Systems in Hardware Design: Taxonomy, Survey and Applications , 1996, ICES.