Evaluating the impact of spike and flicker noise in phase change memories

This paper presents a simulation-based analysis of spike and flicker noise in a Phase Change Memory (PCM); this investigation is based on HSPICE simulation by taking into account cell-level (with its neighbors) and array-level considerations. State switching phenomena in binary PCM memories are dealt in detail to assess the impact of these two types of noise. It is shown that a lower feature size is of concern for flicker noise in terms of value and percentage variation (while not substantially affecting array-level performance). This paper also shows that spike noise has a radically different behavior: spike noise shows a dependency on the PCM resistance more than the type of state of the PCM. It increases substantially when the amorphous resistance increases and has a nearly constant value when the memory cell is changing to an amorphous state.

[1]  Mete Erturk,et al.  The Bias Dependence of CMOS 1/F Noise Statistics, its Modeling and Impact on RF Circuits , 2008 .

[2]  J. Farre,et al.  Noise characterisation in CMOS APS imagers for highly integrated imaging systems , 2001, ICM 2001 Proceedings. The 13th International Conference on Microelectronics..

[3]  Saeed Mohammadi,et al.  A nonfundamental theory of low-frequency noise in semiconductor devices , 2000 .

[4]  Fabrizio Lombardi,et al.  A New Comprehensive Model of a Phase Change Memory (PCM) Cell , 2014, IEEE Transactions on Nanotechnology.

[5]  Wei Xu,et al.  A Time-Aware Fault Tolerance Scheme to Improve Reliability of Multilevel Phase-Change Memory in the Presence of Significant Resistance Drift , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  J. Wallmark.  Noise spikes in digital VLSI circuits , 1982, IEEE Transactions on Electron Devices.

[7]  Mark Hansen.  Achieving Accurate On-Wafer Flicker Noise Measurements Through 30 MHz , 2009 .

[8]  Leonard Forbes,et al.  SPICE models for flicker noise in n-MOSFETs from subthreshold tostrong inversion , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Wei Wei.  Novel paradigms and designs of nanometric memories , 2015 .

[10]  Mohammad Gh. Mohammad.  Fault model and test procedure for phase change memory , 2011, IET Comput. Digit. Tech..

[11]  Zhitang Song,et al.  A Compact Spice Model with Verilog-A for Phase Change Memory , 2011 .

[12]  Jose Antonio Rubio Sola,et al.  Process variability in sub-16nm bulk CMOS technology , 2012 .

[13]  K. Gopalakrishnan,et al.  Phase change memory technology , 2010, 1001.1164.

[14]  Andrea L. Lacaita,et al.  Phase change memories: State-of-the-art, challenges and perspectives , 2005 .

[15]  Pere Caminal,et al.  Removal of peak and spike noise in EEG signals based on the analytic signal magnitude , 2012, 2012 Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[16]  Felix A. Levinzon,et al.  Measurement of low-frequency noise of modern low-noise junction field effect transistors , 2005, IEEE Transactions on Instrumentation and Measurement.

[17]  X.Q. Wei,et al.  HSPICE macromodel of PCRAM for binary and multilevel storage , 2006, IEEE Transactions on Electron Devices.

[18]  R.P. Jindal,et al.  Compact Noise Models for MOSFETs , 2006, IEEE Transactions on Electron Devices.

[19]  Hiroyuki Asahara,et al.  Qualitative analysis of an interrupted electric circuit with spike noise , 2011, Int. J. Circuit Theory Appl..

[20]  Gianluca Traversi,et al.  Low-noise design issues for analog front-end electronics in 130 nm and 90 nm CMOS technologies , 2007 .

[21]  J. A. Connelly,et al.  Low noise electronic system design , 1993 .