Advanced Model Order Reduction Techniques in VLSI Design

List of figures List of tables Preface 1. Introduction 2. Projection-based model order reduction algorithms 3. Truncated balanced realization methods for model order reduction 4. Passive balanced truncation of linear systems in descriptor form 5. Passive hierarchical model order reduction 6. Terminal reduction of linear dynamic circuits 7. Vector potential equivalent circuit for inductance modeling 8. Structure-preserving model order reduction 9. Block structure-preserving reduction for RLCK circuits 10. Model optimization and passivity enforcement 11. General multi-port circuit realization 12. Model order reduction for multi-terminal linear dynamic circuits 13. Passive modeling by signal waveform shaping References Index.

[1]  Jos F. Sturm,et al.  A Matlab toolbox for optimization over symmetric cones , 1999 .

[2]  Kiyong Choi,et al.  Parasitic-Aware Optimization of CMOS RF Circuits , 2003 .

[3]  David E. Long,et al.  IES3: a fast integral equation solver for efficient 3-dimensional extraction , 1997, ICCAD.

[4]  Sheldon X.-D. Tan,et al.  Symbolic analysis and reduction of VLSI circuits , 2004 .

[5]  Bernard N. Sheehan,et al.  TICER: Realizable reduction of extracted RC circuits , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[6]  D. Sorensen,et al.  Approximation of large-scale dynamical systems: an overview , 2004 .

[7]  A. Ruehli.  Equivalent Circuit Models for Three-Dimensional Multiconductor Systems , 1974 .

[8]  Mattan Kamon,et al.  FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program , 1993, 30th ACM/IEEE Design Automation Conference.

[9]  Kartikeya Mayaram,et al.  Computer-aided circuit analysis tools for RFIC simulation: algorithms, features, and limitations , 2000 .

[10]  Roland W. Freund,et al.  Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.

[11]  Jacob K. White,et al.  Generating nearly optimally compact models from Krylov-subspace based reduced-order models , 2000 .

[12]  Bernard N. Sheehan.  Branch Merge Reduction of RLCM Networks , 2003, ICCAD 2003.

[13]  Rob A. Rutenbar,et al.  Canonical Symbolic Analysis of Large Analog Circuits with Determinant Decision Diagrams , 2002 .

[14]  C. Lanczos.  An iteration method for the solution of the eigenvalue problem of linear differential and integral operators , 1950 .

[15]  Charlie Chung-Ping Chen,et al.  HiPRIME: hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Luís Miguel Silveira,et al.  A convex programming approach to positive real rational approximation , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[17]  M. Nakhla,et al.  A fast algorithm and practical considerations for passive macromodeling of measured/simulated data , 2002, Electrical Performance of Electronic Packaging,.

[18]  Michel Nakhla,et al.  Asymptotic waveform Evaluation , 1994 .

[19]  SangKeun Lee,et al.  Properties of the singular value decomposition for efficient data clustering , 2004, IEEE Signal Processing Letters.

[20]  Yiyu Shi,et al.  Fast analysis of structured power grid by triangularization based structure preserving model order reduction , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[21]  Kenneth S. Kundert.  A Formal Top-Down Design Process for Mixed-Signal Circuits , 2006 .

[22]  Peter Feldmann,et al.  Model order reduction techniques for linear systems with large numbers of terminals , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[23]  Sheldon X.-D. Tan.  A general hierarchical circuit modeling and simulation algorithm , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Yehea I. Ismail.  Efficient model order reduction via multi-node moment matching , 2002, ICCAD 2002.

[25]  Sani R. Nassif,et al.  Optimal decoupling capacitor sizing and placement for standard-cell layout designs , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  Kenneth L. Shepard,et al.  Return-limited inductances: a practical approach to on-chip inductance extraction , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[27]  Yehea Ismail,et al.  On-Chip Inductance in High Speed Integrated Circuits , 2001 .

[28]  Mattan Kamon,et al.  Efficient Reduced-Order Modeling of Frequency-Dependent Coupling Inductances associated with 3-D Interconnect Structures , 1995, 32nd Design Automation Conference.

[29]  Georges Gielen,et al.  Symbolic analysis for automated design of analog integrated circuits , 1991, The Kluwer international series in engineering and computer science.

[30]  Sheldon X.-D. Tan,et al.  Hurwitz stable model reduction for non-tree structured RLCK circuits [IC interconnect applications] , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..

[31]  Lawrence T. Pileggi,et al.  Efficient inductance extraction via windowing , 2001, DATE '01.

[32]  Hao Yu,et al.  Vector potential equivalent circuit based on PEEC inversion , 2003, DAC '03.

[33]  Hao Ji,et al.  How to efficiently capture on-chip inductance effects: introducing a new circuit element K , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[34]  A. Yang,et al.  Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations , 1996, 33rd Design Automation Conference Proceedings, 1996.

[35]  Hao Yu,et al.  Wideband modeling of RF/analog circuits via hierarchical multi-point model order reduction , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[36]  Charlie Chung-Ping Chen,et al.  INDUCTWISE: inductance-wise interconnect simulator and extractor , 2002, ICCAD 2002.

[37]  Roland W. Freund,et al.  SPRIM: structure-preserving reduced-order interconnect macromodeling , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[38]  O. Brune.  Synthesis of a finite two-terminal network whose driving-point impedance is a prescribed function of frequency , 1931 .

[39]  S. Grivet-Talocia,et al.  Recent advances in reduced-order modeling of complex interconnects , 2001, IEEE 10th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No. 01TH8565).

[40]  Rob A. Rutenbar,et al.  Computer-aided design of analog and mixed-signal integrated circuits , 2000, Proceedings of the IEEE.

[41]  William J. Dally,et al.  Digital systems engineering , 1998 .

[42]  A. Laub,et al.  Generalized eigenproblem algorithms and software for algebraic Riccati equations , 1984, Proceedings of the IEEE.

[43]  Luís Miguel Silveira,et al.  Poor man's TBR: a simple model reduction scheme , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[44]  Jason Cong,et al.  Performance optimization of VLSI interconnect layout , 1996, Integr..

[45]  Sheldon X. -D. Tan.  A General S-Domain Hierarchical Network Reduction Algorithm , 2003, ICCAD 2003.

[46]  Jun Kong,et al.  An efficient method for terminal reduction of interconnect circuits considering delay variations , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[47]  Sheldon X.-D. Tan,et al.  Compact representation and efficient generation of s-expandedsymbolic network functions for computer-aided analog circuit design , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[48]  Yehea I. Ismail,et al.  DTT: direct truncation of the transfer function - an alternative tomoment matching for tree structured interconnect , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[49]  Stephen P. Boyd,et al.  Design of robust global power and ground networks , 2001, ISPD '01.

[50]  Lawrence T. Pileggi,et al.  SPIE: sparse partial inductance extraction , 1997, DAC.

[51]  A. Niknejad,et al.  Analysis of eddy-current losses over conductive substrates with applications to monolithic inductors and transformers , 2001 .

[52]  Sheldon X.-D. Tan,et al.  Wideband passive multiport model order reduction and realization of RLCM circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[53]  Roland W. Freund,et al.  Reduced-order modeling of large linear passive multi-terminal circuits using matrix-Pade approximation , 1998, Proceedings Design, Automation and Test in Europe.

[54]  Albert E. Ruehli,et al.  WAVEFORM RELAXATION: THEORY AND PRACTICE , 1985 .

[55]  Luís Miguel Silveira,et al.  Guaranteed passive balancing transformations for model order reduction , 2002, DAC '02.

[56]  Paul Penfield,et al.  Signal Delay in RC Tree Networks , 1981, 18th Design Automation Conference.

[57]  Franklin Fa-Kun Kuo,et al.  Network analysis and synthesis , 1962 .

[58]  Eric James Grimme,et al.  Krylov Projection Methods for Model Reduction , 1997 .

[59]  Sani R. Nassif,et al.  Power grid analysis using random walks , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[60]  Gabor C. Temes,et al.  Introduction to Circuit Synthesis and Design , 1977 .

[61]  Chandramouli V. Kashyap,et al.  A realizable driving point model for on-chip interconnect with inductance , 2000, Proceedings 37th Design Automation Conference.

[62]  Ronald A. Rohrer,et al.  Electronic Circuit and System Simulation Methods , 1994 .

[63]  L.O. Chua,et al.  Introduction to circuit synthesis and design , 1979, Proceedings of the IEEE.

[64]  Wei Wu,et al.  Fast thermal simulation for architecture level dynamic thermal management , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[65]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[66]  B. Gustavsen,et al.  Enforcing Passivity for Admittance Matrices Approximated by Rational Functions , 2001, IEEE Power Engineering Review.

[67]  Enrique S. Quintana-Ortí,et al.  State-space truncation methods for parallel model reduction of large-scale systems , 2003, Parallel Comput..

[68]  Kenneth S. Kundert,et al.  Design of mixed-signal systems-on-a-chip , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[69]  D. Enns.  Model reduction with balanced realizations: An error bound and a frequency weighted generalization , 1984, The 23rd IEEE Conference on Decision and Control.

[70]  Vivek Raghavan,et al.  AWEsim: a program for the efficient analysis of linear(ized) circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[71]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[72]  J. Starzyk,et al.  Flowgraph analysis of large electronic networks , 1986 .

[73]  M. M. Hassoun,et al.  A hierarchical network approach to symbolic analysis of large-scale networks , 1995 .

[74]  B. S. Heck,et al.  An explicit method for computing the positive real lemma matrices , 1994, Proceedings of 1994 33rd IEEE Conference on Decision and Control.

[75]  A. Semlyen,et al.  Rational approximation of frequency domain responses by vector fitting , 1999 .

[76]  John Lillis,et al.  Interconnect Analysis and Synthesis , 1999 .

[77]  Yehea I. Ismail,et al.  Realizable RLCK circuit crunching , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[78]  N. P. van der Meijs,et al.  Including higher-order moments of RC interconnections in layout-to-circuit extraction , 1996, Proceedings ED&TC European Design and Test Conference.

[79]  Michel Nakhla,et al.  Passive interconnect reduction algorithm for distributed/measured networks , 2000 .

[80]  Raminderpal Singh.  FastCap: A Multipole Accelerated 3D Capacitance Extraction Program , 2002 .

[81]  S.X.-D. Tan,et al.  A general method for multi-port active network reduction and realization , 2005, BMAS 2005. Proceedings of the 2005 IEEE International Behavioral Modeling and Simulation Workshop, 2005..

[82]  Ngai Wong,et al.  Fast balanced stochastic truncation via a quadratic extension of the alternating direction implicit iteration , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[83]  W. Arnoldi.  The principle of minimized iterations in the solution of the matrix eigenvalue problem , 1951 .

[84]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[85]  Kaushik Roy,et al.  On-chip interconnect modeling by wire duplication , 2002, ICCAD 2002.

[86]  A. Pacelli.  A local circuit topology for inductive parasitics , 2002, ICCAD 2002.

[87]  Frank Liu,et al.  Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[88]  Sheldon X.-D. Tan,et al.  Hierarchical approach to exact symbolic analysis of large analog circuits , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[89]  Lawrence T. Pileggi,et al.  The Elmore Delay as a Bound for RC Trees with Generalized Input Signals , 1995, 32nd Design Automation Conference.

[90]  Janet Roveda,et al.  Extended Krylov subspace method for reduced order analysis of linear circuits with multiple sources , 2000, Proceedings 37th Design Automation Conference.

[91]  Kishore Singhal,et al.  Computer Methods for Circuit Analysis and Design , 1983 .

[92]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1998, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[93]  Hao Yu,et al.  A provably passive and cost-efficient model for inductive interconnects , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[94]  Roland W. Freund,et al.  Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm , 1995, 32nd Design Automation Conference.

[95]  Gene H. Golub,et al.  Matrix computations (3rd ed.) , 1996 .

[96]  Rajendran Panda,et al.  Hierarchical analysis of power distribution networks , 2000, DAC.

[97]  D. A. Dunnett.  Classical Electrodynamics , 2020, Nature.

[98]  Hao Ji,et al.  KSim: a stable and efficient RKC simulator for capturing on-chip inductance effect , 2001, ASP-DAC '01.

[99]  B. Anderson.  A SYSTEM THEORY CRITERION FOR POSITIVE REAL MATRICES , 1967 .

[100]  Boris Lohmann,et al.  Krylov Subspace Methods in Linear Model Order Reduction : Introduction and Invariance Properties , 2002 .

[101]  Luís Miguel Silveira,et al.  A convex programming approach for generating guaranteed passive approximations to tabulated frequency-data , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[102]  Peter Russer,et al.  Full-wave modeling and automatic equivalent-circuit generation of millimeter-wave planar and multila , 1999 .

[103]  Chung-Kuan Cheng,et al.  RCLK-VJ network reduction with Hurwitz polynomial approximation , 2003, ASP-DAC '03.

[104]  Eli Chiprout.  Fast flip-chip power grid analysis via locality and grid shells , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[105]  David S. Watkins.  Iterative Methods for Linear Systems , 2005 .

[106]  Hang Li,et al.  Hierarchical modeling and simulation of large analog circuits , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[107]  Lawrence T. Pileggi,et al.  Generating sparse partial inductance matrices with guaranteed stability , 1995, ICCAD.

[108]  Mattan Kamon,et al.  A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits , 1996, Proceedings of International Conference on Computer Aided Design.

[109]  David G. Stork,et al.  Pattern Classification (2nd ed.) , 1999 .

[110]  Michel S. Nakhla,et al.  Analysis of interconnect networks using complex frequency hopping (CFH) , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[111]  Andreas C. Cangellaris,et al.  PRIME: passive realization of interconnect models from measured data , 2001, IEEE 10th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No. 01TH8565).

[112]  K. Glover.  All optimal Hankel-norm approximations of linear multivariable systems and their L, ∞ -error bounds† , 1984 .

[113]  A. Laub,et al.  Computation of system balancing transformations and other applications of simultaneous diagonalization algorithms , 1987 .

[114]  C.-J.R. Shi,et al.  Hierarchical symbolic analysts of large analog circuits with determinant decision diagrams , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[115]  Chung-Kuan Cheng,et al.  Realizable parasitic reduction using generalized Y-Δ transformation , 2003, DAC.

[116]  Jacob K. White,et al.  Simulation and modeling of the effect of substrate conductivity on coupling inductance and circuit crosstalk , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[117]  Lei He,et al.  Compact macro-modeling for on-chip RF passive components , 2004, 2004 International Conference on Communications, Circuits and Systems (IEEE Cat. No.04EX914).

[118]  Sachin S. Sapatnekar,et al.  Congestion-aware topology optimization of structured power/ground networks , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[119]  Sheldon X.-D. Tan,et al.  Compact reduced order modeling for multiple-port interconnects , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).