Canonicalization of Threshold Logic Representation and Its Applications
暂无分享,去创建一个
[1] Chee Kheong Siew,et al. Can threshold networks be trained directly? , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[2] Fabio Somenzi,et al. Symmetry detection and dynamic variable ordering of decision diagrams , 1994, ICCAD '94.
[3] Sarma B. K. Vrudhula,et al. Spintronic Threshold Logic Array (STLA) - a compact, low leakage, non-volatile gate array architecture , 2012, 2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).
[4] R. Lippmann,et al. An introduction to computing with neural nets , 1987, IEEE ASSP Magazine.
[5] Robert O. Winder,et al. Enumeration of Seven-Argument Threshold Functions , 1965, IEEE Trans. Electron. Comput..
[6] Michael S. Hsiao,et al. SAT-based equivalence checking of threshold logic designs for nanotechnologies , 2008, GLSVLSI '08.
[7] Saburo Muroga,et al. Enumeration of Threshold Functions of Eight Variables , 1970, IEEE Transactions on Computers.
[8] Valeriu Beiu,et al. VLSI implementations of threshold logic-a comprehensive survey , 2003, IEEE Trans. Neural Networks.
[9] Spyros Tragoudas,et al. Improved Threshold Logic Synthesis Using Implicant-Implicit Algorithms , 2014, ACM J. Emerg. Technol. Comput. Syst..
[10] Alan Mishchenko,et al. Threshold logic synthesis based on cut pruning , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[11] Leonardo Franco,et al. A New Decomposition Algorithm for Threshold Synthesis and Generalization of Boolean Functions , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[12] Sarma B. K. Vrudhula,et al. Combinational equivalence checking for threshold logic circuits , 2007, GLSVLSI '07.
[13] Saburo Muroga,et al. Threshold logic and its applications , 1971 .
[14] Jie-Hong Roland Jiang,et al. Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[15] T. Gowda,et al. Synthesis of threshold logic circuits using tree matching , 2007, 2007 18th European Conference on Circuit Theory and Design.
[16] Robert J. Schalkoff,et al. Artificial neural networks , 1997 .
[17] D. B. Strukov,et al. Programmable CMOS/Memristor Threshold Logic , 2013, IEEE Transactions on Nanotechnology.
[18] S. Muroga,et al. Majority Decision Functions of up to Six Variables , 1962 .
[19] Andrew S. Cassidy,et al. A million spiking-neuron integrated circuit with a scalable communication network and interface , 2014, Science.
[20] Henrik Reif Andersen,et al. Equivalence checking of combinational circuits using Boolean expression diagrams , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[21] Fabio Somenzi,et al. CUDD: CU Decision Diagram Package Release 2.2.0 , 1998 .
[22] Geoffrey E. Hinton,et al. ImageNet classification with deep convolutional neural networks , 2012, Commun. ACM.
[23] C. K. Chow,et al. On the characterization of threshold functions , 1961, SWCT.
[24] Rui Zhang,et al. Synthesis and optimization of threshold logic networks with application to nanotechnologies , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[25] A. Roli. Artificial Neural Networks , 2012, Lecture Notes in Computer Science.
[26] S. Muroga,et al. Theory of majority decision elements , 1961 .