Reference Calibration of Body-Voltage Sensing Circuit for High-Speed STT-RAMs

With the continuing scaling of MTJ, the high-speed reading of STT-RAM becomes increasingly difficult. Recently, a body-voltage sensing circuit (BVSC) has been proposed for boosting the sensing speed. This paper analyzes the effectiveness of using the reference calibration technique to compensate for the device mismatches and improve the read margin of BVSC. HSPICE simulation results show that a 2-bit reference calibration can improve the worst-case read margin in a 1-Mb memory by over 3 times. This leads to up to 30% higher yield across all process corners. In order to maintain the yield improvement even in the worst-case corner, independent calibration circuitry has to be deployed for each memory array.

[1]  Chih-Kong Ken Yang,et al.  Scalability and design-space analysis of a 1T-1MTJ memory cell , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[2]  Chih-Kong Ken Yang,et al.  A body-voltage-sensing-based short pulse reading circuit for spin-torque transfer RAMs (STT-RAMs) , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[3]  Yu Hu,et al.  In-Place FPGA Retiming for Mitigation of Variational Single-Event Transient Faults , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Majid Sarrafzadeh,et al.  Experimental analysis of IEEE 802.15.4 for on/off body communications , 2011, 2011 IEEE 22nd International Symposium on Personal, Indoor and Mobile Radio Communications.

[5]  Rajiv V. Joshi,et al.  Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[6]  Liang Liu,et al.  Energy efficient MIMO channel pre-processor using a low complexity on-line update scheme , 2012, NORCHIP 2012.

[7]  Meng-Fan Chang,et al.  A 0.5V 4Mb logic-process compatible embedded resistive RAM (ReRAM) in 65nm CMOS using low-voltage current-mode sensing scheme with 45ns random read time , 2012, 2012 IEEE International Solid-State Circuits Conference.

[8]  Hui Zhao,et al.  Spin-Torque Driven Switching Probability Density Function Asymmetry , 2012, IEEE Transactions on Magnetics.

[9]  S. Watts,et al.  Latest Advances and Roadmap for In-Plane and Perpendicular STT-RAM , 2011, 2011 3rd IEEE International Memory Workshop (IMW).

[10]  Liang Liu,et al.  Mapping channel estimation and MIMO detection in LTE-advanced on a reconfigurable cell array , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[11]  Yoshihiro Ueda,et al.  A 64Mb MRAM with clamped-reference and adequate-reference schemes , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[12]  Dejan Markovic,et al.  True Energy-Performance Analysis of the MTJ-Based Logic-in-Memory Architecture (1-Bit Full Adder) , 2010, IEEE Transactions on Electron Devices.

[13]  Nanning Zheng,et al.  Exploring the Use of Emerging Nonvolatile Memory Technologies in Future FPGAs , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Paolo Mattavelli,et al.  A 4 Mb LV MOS-Selected Embedded Phase Change Memory in 90 nm Standard CMOS Technology , 2011, IEEE Journal of Solid-State Circuits.

[15]  Tong Zhang,et al.  Estimating Information-Theoretical nand Flash Memory Storage Capacity and its Implication to Memory System Design Space Exploration , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Tong Zhang,et al.  Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications , 2012, IEEE International Symposium on High-Performance Comp Architecture.

[17]  Makoto Kitagawa,et al.  A 4Mb conductive-bridge resistive memory with 2.3GB/s read-throughput and 216MB/s program-throughput , 2011, 2011 IEEE International Solid-State Circuits Conference.

[18]  Majid Sarrafzadeh,et al.  eCushion: An eTextile Device for Sitting Posture Monitoring , 2011, 2011 International Conference on Body Sensor Networks.

[19]  K. Ono,et al.  A disturbance-free read scheme and a compact stochastic-spin-dynamics-based MTJ circuit model for Gb-scale SPRAM , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[20]  Yiran Chen,et al.  Variation tolerant sensing scheme of Spin-Transfer Torque Memory for yield improvement , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[21]  Jason Cong,et al.  A 60GHz on-chip RF-Interconnect with λ/4 coupler for 5Gbps bi-directional communication and multi-drop arbitration , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.