论文信息 - A Layout System for the Random Logic Portion of an MOS LSI Chip

A Layout System for the Random Logic Portion of an MOS LSI Chip

The random logic portion of an MOS LSI chip intended mainly for a calculator is constructed of an array of MOS complex gates, each composed of an MOS ratioless circuit with a multiphase clocking system, and occupies ordinarily a considerable part of chip area. In this paper a layout system for this portion of an LSI chip is described, which is constructed on the basis of heuristics for a set of interrelated optimization problems. Implementation results of the layout system are also shown to reveal that the random logic portion can be realized in such an areas as comparable to one done by manual layout.

Isao Shirakawa | Takashi Harada | Hiroshi Ozaki | Noboru Okuda | Sadahiro Tani

[1] K. Kani,et al. A heuristic procedure for ordering MOS arrays , 1975, DAC '75.

[2] Akihiro Hashimoto,et al. Wire routing by optimizing channel assignment within large apertures , 1971, DAC.

[3] E. Kuh,et al. One-dimensional logic gate assignment and interval graphs , 1979, COMPSAC.

[4] Alfred V. Aho,et al. The Design and Analysis of Computer Algorithms , 1974 .

[5] Saburo Muroga,et al. Logic design and switching theory , 1979 .

[6] A. Weinberger. Large Scale Integration of MOS Complex Logic: A Layout Method , 1967 .

[7] Robert P. Larsen. Computer-Aided Preliminary Layout Design of Customized MOS Arrays , 1971, IEEE Transactions on Computers.

[8] Toru Chiba,et al. SHARPS: A Hierarchical Layout System for VLSI , 1981, 18th Design Automation Conference.