Design of sequential circuits by quantum-dot cellular automata

This paper proposes a detailed design analysis of sequential circuits for quantum-dot cellular automata (QCA). This analysis encompasses flip-flop (FF) devices as well as circuits. Initially, a novel RS-type FF amenable to a QCA implementation is proposed. This FF extends a previous threshold-based configuration to QCA by taking into account the timing issues associated with the adiabatic switching of this technology. The characterization of a D-type FF as a device consisting of an embedded wire is also presented. Unique timing constraints in QCA sequential logic design are identified and investigated. An algorithm for assigning appropriate clocking zones to a QCA sequential circuit is proposed. A technique referred to as stretching is used in the algorithm to ensure timing and delay matching. This algorithm relies on a topological sorting and enumeration step to consistently traversing only once the edges of the graph representation of the QCA sequential circuit. Examples of QCA sequential circuits are provided.

[1]  Peter M. Kogge,et al.  A Potentially Implementable FPGA for Quantum-Dot Cellular Automata , 2002 .

[2]  Peter M. Kogge,et al.  Problems in designing with QCAs: Layout = Timing , 2001 .

[3]  P. D. Tougaw,et al.  Quantum cellular automata: the physics of computing with arrays of quantum dot molecules , 1994, Proceedings Workshop on Physics and Computation. PhysComp '94.

[4]  Jieying Jiao,et al.  Building blocks for the molecular expression of quantum cellular automata. Isolation and characterization of a covalently bonded square array of two ferrocenium and two ferrocene complexes. , 2003, Journal of the American Chemical Society.

[5]  P. D. Tougaw,et al.  A device architecture for computing with quantum dots , 1997, Proc. IEEE.

[6]  Jing Huang,et al.  Defect characterization and tolerance of QCA sequential devices and circuits , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[7]  Nripendra N. Biswas,et al.  Logic design theory , 1992 .

[8]  Vassil S. Dimitrov,et al.  RAM Design Using Quantum-Dot Cellular Automata , 2003 .

[9]  Saburo Muroga,et al.  Threshold logic and its applications , 1971 .

[10]  Peter M. Kogge,et al.  Exploring and exploiting wire-level pipelining in emerging technologies , 2001, ISCA 2001.

[11]  P. Kogge,et al.  Memory in Motion : A Study of Storage Structures in QCA , 2002 .

[12]  Clifford Stein,et al.  Introduction to Algorithms, 2nd edition. , 2001 .

[13]  Michael T. Niemier,et al.  Problems in designing with QCAs: Layout = Timing , 2001, Int. J. Circuit Theory Appl..

[14]  M. Ottavi,et al.  Clocking and Cell Placement for QCA , 2006, 2006 Sixth IEEE Conference on Nanotechnology.