论文信息 - A Field-Programmable Gate-Array System for Evolutionary Computation

A Field-Programmable Gate-Array System for Evolutionary Computation

In evolutionary computation, evolutionary operations are applied to a large number of individuals (genes) repeatedly. The computation can be pipelined (evolutionary operators) and parallelized (a large number of individuals) by dedicated hardwares, and high performance are expected. However, details of the operators depend on given problems and vary considerably. Systems with field programmable gate arrays can be reconfigured and realize the most suitable circuits for given problems. In this paper, we show that a hardware system with two FPGAs and SRAMs can achieve 50∼130 times of speedup compared with a workstation (200MHz) in some evolutionary computation problems. With a larger system, we believe that we can realize more than 10 thousands of speedup.

[1] Kristian Lindgren,et al. Evolutionary phenomena in simple dynamics , 1992 .

[2] Ashok Samal,et al. HGA: A Hardware-Based Genetic Algorithm , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[3] L. Darrell Whitley,et al. Serial and Parallel Genetic Algorithms as Function Optimizers , 1993, ICGA.

[4] Kalyanmoy Deb,et al. A Comparative Analysis of Selection Schemes Used in Genetic Algorithms , 1990, FOGA.

[5] David E. Goldberg,et al. Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[6] Brent E. Nelson,et al. Genetic algorithms in software and in hardware-a performance analysis of workstation and custom computing machine implementations , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.