Digital logic simulation with compressed BDDs

The complexity of today's VLSI chip designs makes verification a necessary step before fabrication. As a result, gate-level logic simulation has become an integral component of the VLSI circuit design process which verifies the design and analyzes its behavior. Because of the continuous growth of the size and complexity of circuits, more efficient simulation methods are needed to keep the gate-level logic verification time acceptably small. In this paper a new algorithm for parallel logic simulation is proposed based on the Structurally Synthesized Multiple Input BDDs (SSMIBDD). SSMIBDDs allow significant model size reduction compared to the traditional gate-level approach, and higher speed of simulation. At the same time, the new model preserves structural information about the circuit, which is needed for processing of faults and analyzing timing issues and hazards in circuits.

[1]  Saburo Muroga,et al.  Binary Decision Diagrams , 2000, The VLSI Handbook.

[2]  Valeria Bertacco,et al.  Event-driven gate-level simulation with GP-GPUs , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[3]  Raimund Ubar.  Multi-valued simulation of digital circuits , 1997, 1997 21st International Conference on Microelectronics. Proceedings.

[4]  C. Y. Lee.  Representation of switching circuits by binary-decision programs , 1959 .

[5]  Jalel Rejeb,et al.  Performance of parallel logic event simulation on PC-cluster , 2004, 7th International Symposium on Parallel Architectures, Algorithms and Networks, 2004. Proceedings..

[6]  Raimund Ubar,et al.  Test Synthesis with Alternative Graphs , 1996, IEEE Des. Test Comput..

[7]  Tong Zhang,et al.  Parallel logic simulation of million-gate VLSI circuits , 2005, 13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems.

[8]  Raimund Ubar,et al.  Parallel fault backtracing for calculation of fault coverage , 2008, 2008 Asia and South Pacific Design Automation Conference.

[9]  Raimund Ubar,et al.  Structural fault collapsing by superposition of BDDs for test generation in digital circuits , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[10]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[11]  Tsutomu Sasao,et al.  Representations of Discrete Functions , 2011 .

[12]  Carl Tropper,et al.  A Machine Learning Approach for Optimizing Parallel Logic Simulation , 2010, 2010 39th International Conference on Parallel Processing.

[13]  J. Astola,et al.  Fundamentals of Switching Theory and Logic Design - A Hands on Approach , 2007 .

[14]  Yangdong Deng,et al.  Distributed time, conservative parallel logic simulation on GPUs , 2010, Design Automation Conference.

[15]  Raimund Ubar,et al.  Structurally Synthesized Multiple Input BDDs for Speeding Up Logic-Level Simulation of Digital Circuits , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[16]  Jun Wang,et al.  Compiled Code in Distributed Logic Simulation , 2006, Proceedings of the 2006 Winter Simulation Conference.