A power gating switch box architecture in routing network of SRAM-based FPGAs in dark silicon era

Continuous down scaling of CMOS technology in recent years has resulted in exponential increase in static power consumption which acts as a power wall for further transistor integration. One promising approach to throttle the substantial static power of Field-Programmable Gate Array (FPGAs) is to power off unused routing resources such as switch boxes, known as dark silicon. In this paper, we present a Power gating Switch Box Architecture (PESA) for routing network of SRAM-based FPGAs to overcome the obstacle for further device integration. In the proposed architecture, by exploring various patterns of used multiplexers in switch boxes, we employ a configurable controller to turn off unused resources in the routing network. Our study shows that due to the significant percentage of unused switches in the routing network, PESA is able to considerably improve power efficiency in SRAM-based FPGAs. Experimental results carried out on different benchmarks using VPR toolset show that PESA decreases power consumption of the routing network up to 75% as compared to the conventional architectures while preserving the performance intact.

[1]  Yajun Ha,et al.  A directional coarse-grained power gated FPGA switch box and power gating aware routing algorithm , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[2]  Sen Wang,et al.  VTR 7.0: Next Generation Architecture and CAD System for FPGAs , 2014, TRETS.

[3]  Hossein Asadi,et al.  Fine-Grained Architecture in Dark Silicon Era for SRAM-Based Reconfigurable Devices , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  P.T. Balsara,et al.  Exploiting temporal idleness to reduce leakage power in programmable architectures , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[5]  Jason Helge Anderson,et al.  Low-Power Programmable FPGA Routing Circuitry , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Hossein Asadi,et al.  PEAF: A Power-Efficient Architecture for SRAM-Based FPGAs Using Reconfigurable Hard Logic Design in Dark Silicon Era , 2017, IEEE Transactions on Computers.

[7]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[8]  Michael Bedford Taylor,et al.  A Landscape of the New Dark Silicon Design Regime , 2013, IEEE Micro.

[9]  Fei Li,et al.  Routing track duplication with fine-grained power-gating for FPGA interconnect power reduction , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[10]  A.P. Chandrakasan,et al.  A leakage reduction methodology for distributed MTCMOS , 2004, IEEE Journal of Solid-State Circuits.

[11]  Matt Klein,et al.  Power Consumption at 40 and 45 Nm , 2009 .

[12]  Yiping Dong,et al.  New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[13]  Chak-Kuen Wong,et al.  Universal switch modules for FPGA design , 1996, TODE.

[14]  Vaughn Betz,et al.  The Stratix II logic and routing architecture , 2005, FPGA '05.

[15]  Mehdi Baradaran Tahoori,et al.  Towards dark silicon era in FPGAs using complementary hard logic design , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[16]  José Pineda de Gyvez,et al.  Low energy switch block for FPGAs , 2004, 17th International Conference on VLSI Design. Proceedings..

[17]  Steven J. E. Wilton,et al.  Architectures and algorithms for field-programmable gate arrays with embedded memory , 1997 .

[18]  Mahmut T. Kandemir,et al.  Reducing leakage energy in FPGAs using region-constrained placement , 2004, FPGA '04.

[19]  Jason Cong,et al.  Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics , 2004, FPGA '04.

[20]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Steven J. E. Wilton,et al.  An FPGA with power-gated switch blocks , 2012, 2012 International Conference on Field-Programmable Technology.

[22]  Guy G.F. Lemieux.  A Detailed Routing Algorithm for Allocating Wire Segments in Field-Programmable Gate Arrays , 1998 .

[23]  H.-S. Philip Wong,et al.  Efficient FPGAs using nanoelectromechanical relays , 2010, FPGA '10.

[24]  R. Dennard,et al.  Design of micron MOS switching devices , 1972 .

[25]  Vijay Degalahal,et al.  Methodology for high level estimation of FPGA power consumption , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[26]  Steven J. E. Wilton,et al.  An FPGA architecture supporting dynamically controlled power gating , 2010, 2010 International Conference on Field-Programmable Technology.

[27]  Steven Trimberger,et al.  A 90-nm Low-Power FPGA for Battery-Powered Applications , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  Michael Taylor.  A landscape of the new dark silicon design regime , 2013 .

[29]  Bo-Cheng Lai,et al.  Leakage power analysis of a 90nm FPGA , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[30]  Paul S. Zuchowski,et al.  A hybrid ASIC and FPGA architecture , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..