Implications of Reliability Enhancement Achieved by Fault Avoidance on Dynamically Reconfigurable Architectures

Fault avoidance methods on dynamically reconfigurable devices have been proposed to extend device life-time, while their quantitative comparison has not been sufficiently presented. This paper shows results of quantitative life-time evaluation by simulating fault avoidance procedures of representative five methods under the same conditions of wear-out scenario, application and device architecture. Experimental results reveal 1) MTTF is highly correlated with the number of avoided faults, 2) there is the efficiency difference of spare usage in five fault avoidance methods, and 3) spares should be prevented from wear-out not to spoil life-time enhancement.

[1]  Satoshi Kaneko,et al.  Defect and fault tolerance FPGAs by shifting the configuration data , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[2]  Kaushik Roy,et al.  Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Yung-Huei Lee,et al.  Prediction of Logic Product Failure Due To Thin-Gate Oxide Breakdown , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[4]  N J Macias,et al.  Adaptive methods for growing electronic circuits on an imperfect synthetic matrix. , 2004, Bio Systems.

[5]  Omer Khan,et al.  A self-adaptive system architecture to address transistor aging , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[6]  Qiang Xu,et al.  On Topology Reconfiguration for Defect-Tolerant NoC-Based Homogeneous Manycore Systems , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Hiroyuki Ochi,et al.  Hot-Swapping architecture extension for mitigation of permanent functional unit faults , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[8]  H. Igura,et al.  An autonomous reconfigurable cell array for fault-tolerant LSIs , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[9]  S A Sundberg,et al.  High-throughput and ultra-high-throughput screening: solution- and cell-based approaches. , 2000, Current opinion in biotechnology.

[10]  David Blaauw,et al.  Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation , 2003, MICRO.

[11]  Masanori Hashimoto,et al.  Coarse-grained dynamically reconfigurable architecture with flexible reliability , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[12]  Carl Ebeling,et al.  PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[13]  Erfu Yang,et al.  A Domain Partition Model Approach to the Online Fault Recovery of FPGA-Based Reconfigurable Systems , 2011, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[14]  Vaughn Betz,et al.  VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.