Modular realization of threshold logic gates for high performance digital signal processing applications

In this paper, a modular realization of capacitive threshold logic (CTL) gates is proposed, offering significant advantages in terms of silicon area and speed in certain applications. The generic CTL circuit architecture is presented, its main building blocks are introduced and the operation of the circuit is discussed. A layout design automation environment is presented for the automatic generation of mask-level layout of CTL gates, using conventional CMOS fabrication technology.

[1]  Noga Alon,et al.  Explicit Constructions of Depth-2 Majority Circuits for Comparison and Addition , 1994, SIAM J. Discret. Math..

[2]  Robert J. Francis,et al.  Ganged CMOS: trading standby power for speed , 1990 .

[3]  Werner Weber,et al.  On the application of the Neuron MOS transistor principle for modern VLSI design , 1996 .

[4]  A. Kepkep,et al.  A Compact Parallel (31,5)-Counter Circuit Based on Capacitive Threshold-Logic Gates , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[5]  G. Temes,et al.  MOSFET-only switched-capacitor circuits in digital CMOS technologies , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[6]  Yusuf Leblebici,et al.  A compact high-speed (31,5) parallel counter circuit based on capacitive threshold-logic gates , 1996 .

[7]  A. Kepkep,et al.  A fully pipelined programmable real-time (3/spl times/3) image filter based on capacitive threshold-logic gates , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[8]  Saburo Muroga,et al.  The principle of majority decision logical elements and the complexity of their circuits , 1959, IFIP Congress.

[9]  Yusuf Leblebici,et al.  A capacitive threshold-logic gate , 1996, IEEE J. Solid State Circuits.

[10]  Gabor C. Temes,et al.  MOSFET-only switched-capacitor circuits in digital CMOS technology , 1999 .

[11]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .